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Abstract
The research leading to this thesis focuses on vertical profile engineering and stress
reliability aspects of the SiGe-base HBT development. Various topics on the device
design, fabrication, characterization and modeling are examined. Detailed analysis
and experiment are carried out to enhance our understanding of the subject.
We rely on a home-built, single-wafer, non-load-locked, quartz-halogen-lamp-heated,
very-low-pressure chemical vapor deposition (VLPCVD) system to supply Sil_.Ge.
films for various material studies and device processing. Three process sequences -
the "MESA", the "LOCOS", and the "POLY", are developed for the device fabrica-
tion. Functional devices with high current gain, excellent current ideality factors and
good breakdown behaviors are obtained. High-frequency and 1/f noise measurements
are performed. Matching of device current gains and turn-on voltages in the form of
statistical measurement are investigated. Observation of a rapid current gain rolloff
in devices with lightly doped emitters is reported. The rolloff can be attributed to
the formation of a parasitic barrier at the base-emitter junction resulting from dopant
outdiffusion. A model based on the inverse Early effect is proposed to explain the
rolloff, confirming by MEDICI simulation. We have also initiated the reliability study
to examine degradation behavior of the SiGe-base HBT device under high-forward
current and reverse bias stresses. Important conclusions include: (1) SiGe devices
do not suffer from early catastrophic failure under the condition applied; (2) inclu-
sion of Ge in the base may potentially improve the base-emitter junction reliability;
and, (3) existing homojunction theory - the hot-electron degradation model - can
accurately model device degradation behavior under reverse current stress.
Thesis Supervisor: L. Rafael Reif
Title: Director, Microsystems Technology Laboratories
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Chapter 1
Introduction
1.1 Trends of SiGe-base HBT Technology
In recent years, with maturity of epitaxial deposition techniques, silicon-germanium
alloys have emerged as important silicon-technology-compatible materials that promise
great potential of providing superior electronic and optoelectronic devices [1-3]. Novel
structures and high performance devices, such as Sil_.Ge./Si Quantum Well (QW),
Modulation Doped Field Effect Transistor (MODFET), Heterojunction Bipolar Tran-
sistor (HBT), infrared detector, and modulator, are being realized and fabricated
[4-7]. Most notable developments can be found in the area of HBT research using
Sil_.Ge. alloys [8-13].
Sil_.Ge. offers an extra degree of freedom in meeting the conflicting design re-
quirements of performance and reliability that impact conventional bipolar transis-
tors. The use of Sil_.Ge, alloys as narrow-bandgap base materials in the design of
bipolar transistors has provided additional flexibility and leverage for device opti-
mization. It is an attractive means for enhancing the emitter injection efficiency and
base transport factor, thereby providing higher current gain. Moreover, the high cur-
rent gain allows designers to either increase the base dopant concentration - thereby
reducing the base resistance, or reduce the emitter doping levels - thereby lowering
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the emitter-base junction field and, consequently, the junction leakage current.
Since the first report of SiGe-base HBT device appeared in 1987 [8], there has
been a steadily increasing number of publications each year. A good summary of
the development can be found in Ref. [12-14]. SiGe-base HBTs with fT of 116 GHz,
the record high in the Si-based technology, have been reported [15, 16]. Impressive
figures of merit, e.g. fmax of over 100 GHz [17], noise figure of 0.9 dB at 10 GHz [18],
current-gain-Early-voltage product of over 10,000 V [19], and ECL gate delay of less
than 20 ps [20, 21], have also been attained. High performance BiCMOS process,
with addition of SiGe-base HBTs to a standard CMOS process, has been successfully
integrated [22]. Recent achievements also include the first demonstration of large-
scale integration, a 1GHz/lW, 12-bit digital-to-analog converter (DAC) [23], as well
as improved low temperature operation with SiGe-base HBTs [24-27].
Device results in the literature, so far, have demonstrated the potential of SiGe-
base HBTs for digital applications. Recently, researchers have begun to explore the
area for analog and mixed-signal applications. This area is gaining increasing atten-
tion because of the rapid growth and demand of the wireless and telecommunication
products [28]. New systems in wireless digital communications require high perfor-
mance, low cost RF components operating from few hundred MHz to several GHz.
SiGe-base HBT with inherent merits such as high speed, low noise figure and high
Early voltages - offering substantially greater leverages in analog circuitry, is an
ideal candidate for the application.
1.2 Motivation
There are two main motivations why process and device engineers are actively pur-
suing the SiGe-base HBT technology: namely, introducing bandgap engineering into
the Si-based technology; and overcoming limitations of Si bipolar transistors.
1.2 MOTIVATION
Concepts of Bandgap Engineering
With advanced growth techniques such as Molecular Beam Epitaxy (MBE) and
Chemical Vapor Deposition (CVD), epitaxial Sil_,Ge./Si has made feasible the
realization of bandgap engineering concepts in the Si-based technology. Bandgap
engineering greatly enhances the range of possible device configurations and opens
the door to new physical phenomena such as heterojunction effects and alloy grad-
ing [29-32]. These widely practiced techniques in advanced III-V devices can now be
introduced to improve the performance of Si-based devices. The detailed analysis of
the added advantages will be elaborated in a later section.
Limitations of Si Bipolar Transistors
The major driving force behind the development of SiGe technology is to address the
fundamental limitations of Si bipolar transistors.
Silicon bipolar transistors are widely used for various circuit applications, from
small, high-speed to high density VLSI circuits [33,34]. New processes such as polysil-
icon emitter, various self-alignment schemes and deep trench isolation have led to
significant improvements in intrinsic speed and reduction in parasitic RC elements in
silicon bipolar devices [35]. However, the conventional advanced Si bipolar technology
is reaching the device scaling limits and facing the physical doping limitations as well
as many undesirable existing tradeoffs [36].
This leads to a tremendous amount of effort searching for alternative technology,
e.g. AlGaAs/GaAs, InGaAs/InP, and SiGe/Si systems. Most importantly, SiGe
is compatible with the existing Si-based processing technology, unlike other III-V
materials which are not. Recent development in SiGe-base HBTs has proven that the
use of Sil_,Ge, as the narrow-bandgap base material provides additional flexibilities
to overcome these basic limitations and improve device performance. In addition,
Sil-,Ge. alloys offer superior material parameters, such as higher minority carrier
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mobility, and carrier velocity.
1.3 Properties of Strained Sil_zGe, Layers
There exists a vast amount of information on important properties of strained Sil_.Ge.
layers in the literature [37]. We will limit the discussion to properties that are relevant
to the device operation only. The most important material parameters of Sil_'Ge,
pertaining to HBT operation, include the critical thickness, the bandgap, and the
band alignment of Sil_,Ge,/Si heterostructure.
Critical Thickness
Silicon and germanium are completely miscible over the entire compositional range,
giving rise to Sil_.Ge. alloys with a diamond crystal structure. The lattice constant
of Sil_,Ge, at room temperature is given by the Vegard's rule [14],
asi(lx)Ge = a + (Ge - ai). (1.1)
The equation is valid for low atomic concentrations (x) of Ge.
The major limitation on the growth of SilxGe./Si heterostructure is imposed by
the lattice mismatch between the two materials. Because Ge has a larger lattice con-
stant than Si by about 4.17%, commensurate or pseudomorphic growth of Sil_-,Ge.
on Si requires one or both layers to be strained. The amount of strain depends on
the difference in lattice constants between the two layers; the greater the difference
of Ge concentrations, the larger the mismatch. During growth, because of the lat-
tice mismatch, strain energy builds up through the layer and, in layers above certain
thickness, strain energy will be relieved by dislocations. The maximum thickness for
pseudomorphic growth of the alloy is defined to be the critical thickness.
Figure 1-1 plots both theoretical and experimental values of the critical thicknesses
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Figure 1-1: Critical thickness of Sil-_,Gez alloys as function of Ge content.
as function of Ge content. The dotted curve shows the theoretical values derived,
based on the kinetic and thermodynamic equilibrium theory of Matthews-Blakeslee
[381. Layers below this curve are found to be unconditionally stable. In general, layer
growth above this theoretical curve is possible, shown by the experimentally fitted
curve (the solid lines), provided that the layer is conditionally stable or meta-stable.
The critical thickness depends on the Ge concentration and the growth temper-
ature. A major feature for successful commensurate growth of Si-_,Ge, strained
layers is to carry out the growth at as low a temperature as possible in maintaining
high crystallinity and, at the same time, insuring two-dimensional growth. To date,
both MBE and CVD are very successful for growth of Si-_,Ge, layers with reported
deposition temperatures in the range of from 5000 C to 9000C [14,39-41]. However,
most Si-_,Ge, layers found in these reports are metastable in nature. Therefore, it
is essential to keep the post-deposition thermal treatment as low as possible in order
to maintain integrity of the layers.
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Energy Bandgap
The theory of band structure, i.e. the energy-momentum relation, of a crystalline solid
is widely discussed in many textbooks [42-44]. It forms the basis for the modern
theory of carrier transport and device physics. The bandgap of a semiconductor
material, defined to be the separation between the energy of the lowest conduction
band and that of the highest valence band, is probably the most important parameter
and most useful concept within the theory.
The energy bandgap of SilxGe. alloy is determined by theoretical calculation and
verified by optical absorption and photocurrent spectroscopy experiments [45-47].
Figure 1-2 shows the energy bandgap relationship of SilxGe, as function of Ge
fraction for both strained and unstrained (bulk) alloys. For the unstrained Sil_,Ge,
alloys, the bandgap remains Si-like for Ge content of up to -85%; then a sharp
change of the bandgap occurs due to the transition from a Si-like conduction band,
whose sixfold degenerate minima lie along <100>, to a Ge-like band, with eightfold
degenerate minima directed along <111> [48].
In the case of strained Sil_,Ge, alloys, the band structure is significantly modified
by the strain. The bottom two curves shown in Figure 1-2 apply to commensurate
growth of Sil_,Ge. on a thick (100) Si substrate. The strain resulting from the lattice
mismatch lifts the equivalence of the six <100> direction. The sixfold degeneracy is
split into a twofold and a fourfold equivalence, raising the energy of the two minima
whose wavevectors lies along the direction of growth, and lowering the energy of the
four minima with wavevectors lying in the plane of growth. For SiGe-base HBT
application, we will only concentrate on the deposition of Sil_.Gex on bulk (100) Si
wafers. The splitting of valence band, giving rise to additional bandgap reduction,
is advantageous for the device application. Because of the growth limitation, we are
restricted to Sil_.Ge, alloys with Ge fraction under 25 at.%. Note if the strain is
reversed, i.e. if we are trying to grow strained Si on Sil_.Ge. alloys, then the energy
of the fourfold minima is raised and that of the twofold minima lowered. It is also
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interesting to note that if growth is on a (111) substrate, the splitting disappears
altogether because the sixfold symmetry of the <100> direction is not destroyed [48].
Energy Band Alignment
Junctions between two dissimilar semiconductors, i.e. heterojunctions, have been
studied extensively. When two dissimilar materials are brought in to proximity, ther-
mal equilibrium requires the Fermi levels in the two materials to be coincident, giving
rise to discontinuities or band offsets in both the conduction and valence bands [49,50].
Transport properties of carriers as well as other electrical parameters depend critically
on the alignment and offsets of the band structures of the two materials.
In the case of Sil_.Ge. on Si, the structure forms a type-I material with less
than 20% of total bandgap difference appearing in the conduction band. This rela-
tively small conduction band offset gives insignificant conduction band spike near the
heterojunction, in contrast to most III-V materials where large spikes usually exist.
Conduction band spikes can impede the transport of electrons across the junction and
degrade the injection efficiency. In III-V materials, alloy grading is typically required
to minimize the effect of the conduction band spike.
The large offset in the valence band of Sil_.Ge./Si creates an ideal situation where
the hole is facing a greater barrier than the electron by an amount AE,, giving rise
to an enhanced emitter injection efficiency. Therefore, Sil_.Ge, is an ideal material
for realizing n-p-n heterojunction bipolar transistors. The valence band discontinuity
for Sil_,Ge./Sil_yGe, is given by the expression:
AE, = (0.84 - 0.53y) -x (eV) (1.2)
For design of SiGe-base HBTs, a good rule of thumb in estimating the band offset at
low Ge contents (x), is roughly equal to 75meV per 10% of Ge.
1.4 BASIC OPERATION OF SIGE-BASE HBTs
Time-dependent continuity equations:
On 1 J,O- - --x + (G, - Un) (1.3)at q az
Op = (Gp - Up) (1.4)
Ot q Ox
Drift-diffusion equations:
Jdq 1 dAEc (n n dNc (1.5)
Jn = q/1nn dx + q •x + qD, ax NC dx (1.5)
dx: dx + D Nc dx/
(dTr 1dAEv + (Op _ p dNv (1.6)
J, = qLpP + + qD, (1.6)q d-x q dOx Nv dx
Poisson equation (in 1-D):
-
2 (p- n + N + - NA) (1.7)
Einstein relation:
D kBT
- = -- (1.8)
A q
Table 1.1: Fundamental equations of semiconductor device analysis for the general
case of materials with spatially varying composition [54].
1.4 Basic Operation of SiGe-base HBTs
In this section, the basic operating principles of HBTs are presented to establish the
foundation for later analysis. The operating principles of HBTs are in many ways
identical to those of homojunction transistors; and the later are widely discussed in
many standard textbooks [42,51-53].
Listed in Table 1.1 are the fundamental governing equations of semiconductor de-
vices: the continuity equations, current density equations (drift-diffusion equations),
and the Poisson equation, plus the Einstein relation.
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Note that these equations differ from the conventional ones in the expression for
J, and J,. The new terms include drift-like contributions - in which the gradient
of conduction band energy dAEc/dx acts as a quasi-electric field affecting electrons
only, and the gradient of valence band energy dAEv/dx correspondingly affects holes;
and diffusion-like terms - involving the gradients in the densities of states in the con-
duction and valence bands, Nc and Nv [54]. Approximate estimates of the behavior
of HBTs can be obtained by solving these equations. In addition to the spatially
varying band structures, materials may be under nonuniform temperature or strain,
or devices may contain highly doped regions. The treatment of these cases is beyond
the scope of this thesis and a brief overview is included in Appendix A.
Moll-Ross-Kroemer Formulation
It was first shown by Moll and Ross [55], and later extended by Kroemer to include
heterojunction effect [56], that the minority-carrier current in the base region of a
bipolar transistor in the forward active operation can be written independently of the
boundary condition on the base side of the emitter junction .
Number of assumptions are made in order to arrive at the result: (1) 1-D geometry,
(2) WB large compared to carrier mean free path, (3) electron transport is by drift plus
diffusion, (4) constant carrier mobility, (5) low level injection, i.e. net base doping
p(x) • NA(x), and, (6) negligible recombination in the bulk region. The derivation
is as follows:
First, consider the minority carrier drift-diffusion equations, expressed in term of
quasi-Fermi levels E, and E, for electrons and holes:
d En d
Jn = qnn - I nn E (1.9)dx q dx
Td E t djp = -_qfpPdp )- - d E,
To simplify the analysis, we will assume the hole current density is small, i.e. dE,/dx
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0. Thus, we can rewrite equation (1.9) in the form
J . 0,n d(En - E,)
Now, for nondegenerate densities,
np = n? exp[(En - Ep)/kBT]
From which,
d p2\(E, - E,) = kT i
Substituting this into the current equation (1.10) and using Einstein relation,
qDn = JInkBT, we get:
Upon integration, yields
Jn = -q eqVBE/kBT B n1-f Dn(x)
where we have applied the Shockley boundary condition that np/n2 Io = exp(qVBE/kBT).
The average transit time for electron can be written
(1.15)TB = JoWV
Use the fact that Jn = -qnv; after some algebra, we arrive at
S=1 p() Dn(y)n (y)J0 P W It I\Y
(1.10)
(1.11)
d
dx np)o2n\fz (1.12)
d (up
dx zn
Dn, (x)Dun(a) (1.13)
(1.14)
(1.16)
1. INTRODUCTION
Heterojunction Effect
Improved Injection Efficiency
or Higher Current Gain
SBandgap Grading
Aiding Drift Field
Reduced Base Transit Time
or Higher Speed
Tradeoff
Higher Nb] or
higher early voltage
lower Rb
higher current carrying
higher punchthrough voltage
better noise performance
Lower Ne
lower Cbe
For wider base
higher punchthrough voltage
lower Rb
Better Junction Reliability i
Figure 1-3: Advantages of using Sil_-Ge. alloys.
1.5 ADVANTAGES OF SIGE-BASE HBTs 23
1.5 Advantages of SiGe-base HBTs
SiGe-base HBTs offer additional design flexibilities for overcoming the limitations
of homojunction devices, as well as, provide substantial leverages in analog applica-
tions. The bandgap offset of SilxGex subtly alters some of the tradeoffs involved in
optimizing transistor performance. There are two major approaches in realizing the
advantages of Sil-,Ge,, as summarized in Figure 1-3, (1) exploiting heterojunction
effect at the base-emitter junction which gives rise to an improved emitter injection
efficiency or higher current gain; and, (2) employing a graded-germanium base profile
which creates an aiding drift field to reduce total base transit time and increase device
speed.
Various tradeoffs to improve device performance are possible. For example, high
emitter injection efficiency (or high current gain) can be maintained while allowing a
heavily doped base or a lightly doped emitter. The higher base doping concentration
leads to a lower base resistance and lower noise figure as well as higher current drive
capability. Furthermore, the high base doping results in small base width modulation,
which gives rise to low output conductance (high Early voltage) and high device
linearity capabilities. If the doping concentration in the emitter is lowered to a level
below that of the base, a significant reduction of emitter/base junction capacitance
occurs, and hence a corresponding increase in the cut-off frequency fT. Decreasing
the emitter doping level also improves the breakdown voltage of the base-emitter
junction (BVEBO), thus, provides better junction reliability.
1.6 Thesis Overview
Despite numerous reports on the device/circuit performance and processing technol-
ogy, only until recently have researchers begun to explore the potential leverages
of SiGe-base HBTs in analog and mixed-signal applications [13]. The most impor-
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Figure 1-4: Overview of the thesis organization.
tant application of SiGe-base HBTs will likely be in the high-frequency, low-noise
areas, taking advantages of their high fT and fma,, high Early voltage, and low base
resistance. The primary objective of this research is to evaluate various design con-
siderations to improve the performance of SiGe-base HBTs. The research focuses on
the engineering of vertical dopant and germanium profiles to optimize device per-
formance, and on the characterization of devices to better understand tradeoffs and
fundamental limitations. Issues concerning leverage in analog circuitry and factors
influencing important figures of merit will be addressed. We also concentrate on the
reliability study of SiGe-base HBT because relatively little information is available.
What I intend to accomplish in this thesis is to complement what has been known in
the literature and extend them to better understanding, at the same time, exploring
new ground.
Figure 1-4 presents a quick overview of the scope of this thesis work. The task
is divided into four closely interrelated phases, namely, the material demonstration,
process integration, device characterization, and design consideration.
1.6 THESIS OVERVIEW
Material Demonstration
Being able to secure reliable material sources for the device fabrication is the first step
of this research development. We primarily have relied on a home-built, single-wafer,
non-load-locked, quartz-halogen-lamp-heated, very-low-pressure chemical vapor de-
position (VLPCVD) system to supply SilxGe. films for various material studies
and device processing. More recently we have gotten films deposited in commercial
APCVD systems as well. The detailed operation of the VLPCVD reactor, includ-
ing the ex-situ and in-situ cleaning procedure, and deposition conditions, will be
presented in a later section.
Process Integration
After successful demonstration of deposition of SilxGe. materials on both blanket
and patterned substrates, we then focus on development of process technology and
device design. Three process, namely, the "MESA", "LOCOS" and "POLY", are
developed for device fabrication. The objective of the fabrication is to yield work-
ing devices with excellent current idealities, high current gains and good breakdown
characteristics for the experimental study that follows.
Key issues in the process design are compatibility and reduction of parasitics. We
try to achieve both flexibility and integration in the design to allow the adaptation for
many types of epitaxial deposition such as non-selective or selective, and later mod-
ifications, as well as merging into an existing CMOS process. Reducing parasitics
usually involves formation of device isolations, contacting of thin base region, provid-
ing self-alignment scheme. Certain aspect of process integration will be considered
and different isolation schemes need to be emphasized.
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Device Characterization
The process technology used for the fabrication is compatible with the MIT/MTL
baseline 1.25apm twin-well CMOS process [57]. The photolithography tools allow a
minimum feature size of -lpm. The characterization phase follows successful comple-
tion of device fabrication. Extensive DC testings are carried out to extract necessary
parameters for process modification and theoretical analysis. Statistical data are
summarized to examine device mismatch and device yield. Preliminary reliability
stress are performed to understand the degradation behavior of SiGe-base HBTs un-
der forward, reverse operations. Finally, high-frequency measurement and 1/f noise
characterization are measured.
Design Consideration
Fundamental behavior of SiGe-base HBT device is very similar to that of the Si
homojunction transistors, making design translations from one to the other fairly
straightforward. However, optimum circuit performance can only be obtained through
a complete awareness of the unique characteristics of SiGe HBTs, and a knowledge
of their impacts to circuit performance.
Due to the presence of Si/Sil_xGe, heterojunctions at both the emitter-base and
collector-base junctions, there are some differences in the physics as well as the ap-
proach used in profile optimization. Effects such as Ge and boron profile, base
bandgap grading, dopant outdiffusion and parasitics on important device parame-
ters must be closely examined. We will focus on optimizing the vertical germanium
and dopant profiles to achieve the desired specifications with the help of device and
process simulation programs.
1.6 THESIS OVERVIEW
Thesis Organization
The organization of this thesis is as follows. In Chapter 2, device requirements and
design considerations of SiGe-base HBTs for analog applications are presented, fol-
lowed by a discussion on important figures of merit and performance limitations of
bipolar transistors. Advantages of incorporating Ge into the structure is elaborated.
Chapter 3 is devoted to the development of device fabrication processes. The details
of fabrication sequences and key processing steps are described. Highlights from ma-
terial and device characterization results are presented. Details of the experiments
for engineering the vertical profiles are discussed in Chapter 4. Effects of Ge, boron
doping, and graded-base profiles are examined in fabricated devices. Device model-
ing efforts, using a commercial 2-D simulation program (MEDICI), to investigate the
issues of displaced p-n junctions with respect to the heterojunction are also included.
In Chapter 5, experimental setup used to investigate device degradation under vari-
ous biasing conditions is presented. Preliminary reliability stresses are carried out to
understand the degradation behavior of SiGe-base HBTs. Finally, a conclusion and
some suggestions for future research are stated in Chapter 6.
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Chapter 2
Design Consideration for Analog
Application
SiGe-base HBT has recently emerged as an important device technology for high-
speed analog and mixed-signal applications, especially in the wireless and telecom-
munication areas [28, 58]. Because of its inherent merits, such as high fT and fmax,
low noise figure and high Early voltage, SiGe-base HBT is an ideal candidate for
providing low cost RF components operating from few hundred MHz to several GHz
in wireless communication systems.
Fundamental behavior of SiGe-base HBT device is very similar to that of the
Si homojunction transistors, making design translations from one to the other fairly
straightforward. However, optimum circuit performance can only be obtained through
a complete awareness of the unique characteristics of SiGe HBTs, and a knowledge
of their impact on circuit performance.
Due to the presence of Si/Sil_,Ge; heterojunctions at both emitter-base and
collector-base junctions, there are some differences in the physics as well as the ap-
proach used in profile optimization. In this chapter, we first examine the design
requirements, key figures of merit, and limiting factors of the device, then highlight
the design issues associated with base, emitter, and collector profiles for device opti-
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Power Low Noise Linear Wideband Oscillators
Amplifier Amplifier Amplifier Amplifier
Gain Gain Gain Gain Gain
High voltage Low NF Efficiency Bandwidth Low 1/f noise
High current Linear Low NF Efficiency Linear
Low thermal Low dc Moderate Low-Q Low voltage
resistance consumption output impedance Efficiency
Power density Complementary Output power
Efficiency
Linear
Low 1/f noise
Table 2.1: Summary of device requirements of various amplifier circuits [59].
mization.
2.1 Device Requirements
The device requirements and design procedures of heterojunction transistors are in
many ways identical to those of homojunction transistors. Requirements of various
amplifier circuits are summarized in Table 2.1 [59]. In general, desired device charac-
teristics include the following: high current gain and Early voltage - large value of
3 and VA, high-frequency AC operation - high fT and fma,, fast switching speed -
small TF, high device breakdown voltages - high BVCEO, BVEBO, and BVCBO, min-
imum device size, and high reliability operation. This represents a very demanding
yet conflicting set of performance requirements from the devices.
High current gain and Early voltage are desirable in order to minimize the circuit
complexity required to achieve a given linearity specification. High Early voltage
also allows for faithful amplification of AC signals. In achieving high-frequency AC
performance, high fT and fmax are essential for minimizing voltage settling time when
driving large capacitive loads. To obtain high fT and fma, and fast TF, the para-
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sitic resistances - RE, RB, and Rc, and the parasitic junction capacitances - CBE,
CBc, CCs, of the transistor must be minimized. Equally important are the DC accu-
racy parameters. In particular, good device-to-device parameter matching, especially
of forward turn-on voltage VBE(on) and current gain f, is important for acceptable
threshold uniformity or DC linearity [60]. Moderately high breakdown voltages are
essential for accommodating large dynamic range signals. Finally, minimization of
device sizes achieves high functional density, reduces device parasitics, and lowers
power dissipation which is crucial in low-power application.
2.2 Figures of Merit
We have presented in the last section some of the device requirements desired for
analog circuit applications. We will now focus the discussion on few important figures
of merit.
Current Gain
The (common-emitter) current gain of a bipolar transistor is defined by the ratio of
the collector current to the base current. From equation (1.14), a general expression
of the current gain can be obtained:
2em n(x)D x
em n(x)Dp(x)dX (2.1)
fbasen (xP))n b
If we assume uniform doping profiles and constant diffusion coefficients, equation (2.1)
can be simplified to a more familiar form,
DnbWENde AE(22)
DpeW= exp k(2.2)
DpeWB Nab kyBT
2. DESIGN CONSIDERATION FOR ANALOG APPLICATION
where AE 9 is the bandgap difference between the emitter and base materials. The
gain of a heterojunction bipolar transistor is therefore larger than that of a conven-
tional one by the exponential factor exp(AE,/kBT). In the Sil_.Ge./Si system with
(x=0.2) for example, AEg has a value of '0.15eV, giving a current gain improvement
by a factor of nearly 400.
fT and fma.
The frequency at which the transistor incremental current gain drops to unity is
called the current-gain cutoff frequency (fT). The cutoff frequency of the device is
determined by the transit time of carriers from emitter to collector (TEC) [42], i.e.
fT - TEC=TE + TB+TC+TC (2.3)27r f
kBT W 2  xc - W(CE + Cc + Cp)+ + + RcCBCqIc rDB 2v,
where TE, TB, TC and Tc, are transit times through the emitter, base, collector and
base-collector depletion region, respectively. In particular, the base transit time TB
can be greatly reduced by introducing an aiding drift field by grading the base ger-
manium fraction of a SiGe-base HBT.
Another important high-frequency figure of merit is the maximum oscillation fre-
quency (fma) or the unit power gain frequency, at which the power gain of a transistor
reaches unity. fma depends critically on the intrinsic device profile as well as para-
sitics; it is usually expressed as:
fmax = RBCBC(2.4)
SiGe-base HBT can have significantly higher fmax than a conventional Si homojunction
bipolar transistor because of lower RB achievable. The base-collector capacitance
depends on the isolation technology; in state-of-the-art processes, trench isolation or
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air-bridge technology have been employed to reduce CBC.
The Early voltage
The Early voltage VA is a measure of the so-called "base-width modulation" effect,
in which the base width of bipolar transistors decreases as the collector-base junction
voltage increases due to the widening of depletion region. As result, the collector
current increases with VCB, leading to a finite output resistance. A large value of VA
is desired because it yields high device linearity and large DC voltage gain, both are
important in analog applications [61].
In the common-emitter configuration, VA is given by [19]
aVCE VcB (2.5)
VA = JCc -VCE Jc -(2.5)
Substitute equation (1.14) for Jc, it can be shown that
VA = n2(WB)Dn(WB) [WB NA(X) dx (2.6)
--A -- 2iCBCc n f (x)Dn (x)
Traditionally, in the design of HBT, the Early voltage is improved as result of
heavy base doping; the improvement mainly comes from the integral term in equation
(2.6). An additional important feature to note, from equation (2.6), is that the Early
voltage has an explicit dependence on n (WB). Therefore, we may exploit the fact to
increase the Early voltage by introducing a large Ge fraction near the base-collector
edge.
Transconductance
The most important parameter that can be measured using low-frequency signal
excitation is the transconductance g'. HBTs, like most bipolar transistors, can po-
tentially have very high gm because of the inherent exponential output current-input
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voltage relationship. The high g' permits small input voltage swings and facilitates
low common-collector output impedance for fast charging of load capacitances.
At low frequencies, g' can be expressed as follows
1 kT rbb'1 - U= +re + ' (2.7)gm qA
Note, by extrapolation to zero Ic - ' , the emitter series resistance can be determined.
1/f Noise and Noise Figure
1/f noise can arise from resistance fluctuations due to fluctuations in the number of
carriers or fluctuations in mobility. It can also be caused by generation-recombination
due to distribution of trap levels at the Si-SiO 2 interface. 1/f noise imposes a funda-
mental lower-limit to low-frequency device noise. Bipolar transistors inherently has
low 1/f noise, as a result of the fact that the intrinsic device is relatively well shielded
from surfaces and bulk traps.
At medium and high frequencies the noise figure NF, i.e. the reduction factor of
the signal to noise power ratio, can be approximate by [62]
1 re+ (rb + R9 2 (Tb + R,9)2 2NF = + r  b + - + (2.8)Rs 2 20re 2re fT
where R, is the source resistance, rb is the base resistance, 0 is the current gain, re is
kBT/qlc and fT is the cutoff frequency. Thus, SiGe-base HBTs, featuring low base
resistance RB, high beta 0 and high fT, can result in a substantial reduction of the
noise figure.
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2.3 Vertical Profile Design
A bipolar device can be divided into intrinsic and extrinsic regions. The intrinsic
device accounts for the profile design associated with the emitter and the underlying
base and collector regions and junctions. Extrinsic device concerns include parasitic
resistances in series with the intrinsic regions, and capacitances associated with the
base-collector and the collector-substrate junctions. Minimization of parasitic device
capacitance is especially important for achieving wide bandwidth performance with
reasonable power dissipation.
The principal benefit of using SilxGe. as base is the freedom to change doping
levels in emitter and base without significant constraints by injection efficiency, and
thereby to re-optimize the transistor at a higher performance level. In this section, the
emitter, base and collector layers and their impacts on the device performance will be
considered. In order to fully exploit the advantages of Sil_.Ge,, the layer parameters
must be optimized according to the particular application of the transistor, e.g. low
noise, high frequency, or high power applications. [63,64]
2.3.1 Base design issues
Most key tradeoffs in the optimization of heterojunction bipolar transistors come
from the base profile design. Important device parameters such as current gain 0,
Early voltage VA, base resistance RB, are all intimately related to the base profiles.
High base doping is desired because it reduces the base resistance and gives higher
Early voltage. However, increase of base charge will degrade the current gain and
high frequency performance.
Current Gain versus Base Doping
Optimization of the base profile is driven by the base resistance RB, current gain 3
and the base transit time TB considerations.
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Base resistance is one of the most important electrical parameters of a bipolar
transistor. It limits the rate at which the input capacitance can be charged or dis-
charged. It also causes the undesirable emitter crowding effect. As the AC and DC
currents flowing through the base layer, an I-R drop is produced that tend to reduce
the forward bias VBE of the base-emitter junction. As a result, the center of emitter
regions ceases to conduct current during transistor operation at high current levels
and high frequencies, reducing the device transconductance. High base doping is also
needed to prevent early punchthrough of the device. As base regions are made thinner
in an attempt to shorten transit time, a limit is established by the fact that at high
collector-base biases the depletion region may extend all the way across the base and
reach the emitter depletion region.
For the intrinsic transistor, most of the key tradeoffs come in the base profile
design. The base Gummel number QB, which is defined as the integral of the base
dopant between the two space charge layers of the junctions, sets the collector sat-
uration current and the peak current gain. Since P, which is typically around 100,
is inversely proportional to QB, the current gain sets a constraint on the maximum
base doping allowed. This is traded off against the base resistance of the active base
region; an increase in the base doping reduces RB, which has a favorable impact on
the switching speed of the device at higher current densities. An RB of 300Q or less
is achievable in high performance devices.
The minimum doping level in the base is also constrained be the requirements of
punchthrough and the Early voltage VA, which is a measure of the sensitivity of the
collector current to changes in the base width. Increasing reverse bias of the collector-
base junction causes the spreading of the depletion region edge into the base, which
reduces the neutral base width and increases the collector current. A similar effect
occurs as a function of changes in the bias across the emitter-base junction. The
emitter-base effect is usually only noticeable for very narrow bases. Doping level in
the modern transistors are usually sufficient so that the Early voltage is not a critical
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parameter in digital designs. A value of 15 to 20 volts is acceptable for digital circuits,
while analog applications require an Early voltage of at least 30 volts.
Heavy Base Doping
With sufficient high peak doping in the base, the current density is on the order
of lmA/pm2 before the Webster effect becomes important. The cost of suppressing
high-level injection and punchthrough is that the mobility in the base decreases and
thus the base transit time suffers. The high doping in the base is beneficial in that
the increase in intrinsic carrier concentration caused by bandgap narrowing favorably
impacts the beta of the device, as well as decreases the sensitivity of the device to
change in temperature.
The high base doping also allows design flexibility to avoid high level injection
effects, such as Kirk and Webster effects, until current densities of 1x 105 A/cm 2 or
higher are reached, giving HBTs exceptionally high current density potential.
Graded Base
As described earlier, it is a common practice in the design of SiGe-base HBTs to
incorporate graded germanium profiles in the base to provide an aiding drift field.
In homojunction devices, drift field created by doping gradient are on the order
of kBT (NAo
Edrift -q NA (2.9)
where NAo and NAf are the acceptor concentrations at the beginning and the end of
the quasineutral base. This field is typically of the order of 2kBT/q across 500 to 1000-
A base regions, or , 2kV/cm. With graded base HBTs, fields 2 to 5 times larger are
easily implemented. The gradient of bandgap can provide an aiding drift field greater
than 5kV/cm which reduces the base transit time (TB) significantly. Performance
improvement, as much as of 50% increase in fT, has been reported [15].
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fSiGe _ JSiGe kBT kBT5E c(2.10)
Psi Jsi 1 - exp(-- •(1
VA,SiGe - kBT exp T (2.11)
TSi JE S6E kBTE
AEg(x) = AEgo + (2.13)
Table 2.2: Key formulae for graded base structures.
For reference purpose, some useful formulae for calculation of graded-base struc-
tures are included in Table 2.2 [21].
2.3.2 Emitter Design Issues
In conventional bipolar transistor design, doping of the emitter is made on the order
of 1 x 1020 cm -3 to improve emitter injection efficiency and increase current gain
while keeping emitter resistance RE low. The high emitter doping level suffers from
bandgap narrowing and can cause problems such as low junction breakdown and
undesirable tunneling. Reliability of the emitter-base junction under moderate reverse
bias becomes an issue for many classes of circuits. An additional design concern for the
emitter junction is the hot carriers generated under reverse bias conditions, due to the
large electric fields along the periphery of the emitter-base junction. The generated
carriers tend to increase the fixed oxide charge density, resulting in a degradation in
current gain.
SiGe-base HBT offers a good solution to the above-mentioned problems. Lower
emitter doping can be used to reduce base-emitter junction capacitance CBE and to
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improve the junction reliability. For small-signal microwave amplification, reduction
in the emitter-base capacitance will significantly reduce the noise as well.
However, the emitter doping level can not be reduced without limit. The price of
reducing emitter doping level is an increase of emitter resistance. Emitter resistance
will become an even more limiting factor at smaller device dimensions, as a result of
the increasing current density desirable for device scaling. In addition, the reliabil-
ity of the emitter contact may become questionable with resistance increasing after
prolonged stressing at high forward current densities.
In device with lightly-doped emitter structures, boron outdiffusion is likely to
occurs, shifting the location of the p-n junction with respect to the heterojunction
and causing additional degradation. The location of the Ge profile with respect to the
metallurgical emitter-base junction plays a key role in the DC and AC characteristics
of the HBT as will be discussed in a later section.
Emitter Resistance
Emitter resistance is shown to degrade the differential voltage gain at the switching
point of a differential pair, reducing noise margin, speed, and voltage swing [65]. It is
also an important factor in comparators because variation of the voltage IE'RE limits
comparator accuracy. When RE is large, a comparator must operate at low current
to retain good AVBE characteristics, and this further reduces achievable speed. The
area of the emitter contact is roughly equal to the area of the intrinsic device. Values
of intrinsic g, achievable with bipolar transistors are very high (up to 40mS/pm 2 of
emitter), but the extrinsic g, may be limited if RE is not maintained below 10 to 50
-_um 2
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2.3.3 Collector Design Issues
The main tradeoff in the collector region comes from the contradicting requirements
of high speed and high breakdown voltage. The issue is further compounded by
the limitations of Kirk effect and collector resistances, as well as the base-collector
junction capacitance. The choice of the collector profile is dictated by conflicting
requirements to simultaneously optimize the breakdown voltage BVCEO, the base-
collector signal delay Tbc, the "knee" current density Jk at which the fT rolls off, and
the intrinsic base-collector capacitance.
Tradeoff between fT and Breakdown Voltage
Traditionally, analog circuits require larger power supply levels. The output power
capability of an HBT is strongly influenced by the design of the collector layer [66,
67]. Thicker and lightly doped collector layers are always desired to sustain a large
breakdown voltage at the base-collector junction. However, the requirement for a
thick collector must be balanced by the need for a short transit time through the
collector layer. A rule of thumb in the design of power HBTs is to select a collector
thickness that produces about 50% of the emitter-collector transit time delay.
Analysis of the tradeoff between a short collector transit time across the collec-
tor space-charge region and the collector-base breakdown voltage has been carried
out [68]. Assume for an one-sided abrupt junction, the breakdown voltage can be
expressed as,
BVcBO = Ecr - We (2.14)
where Ecr is the critical field and we is the depletion width. And, the collector transit
time is
wc
-c = (2.15)
2v,
where v, is the saturation velocity. If we further assume that fT = 1/2-7rTc, the
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so-called Johnson's limit can be obtained:
Ecr - v,fT BVcBO = E (2.16)27r
Note that the product of fT BVcBo only depends on material parameters of silicon.
The theoretical value is found to be ^200 GHz.V.
Base Pushout or Kirk effect
An important limit on collector current density for bipolar transistors is the base
pushout or the Kirk effect [69].
As the collector-current density Jc of an npn transistor increases, the density of
electrons being transported across the C-B space charge region also increases. When
the density of electrons injected into the C-B junction becomes comparable to the
doping on the collector side of the space-charge region, i.e. a condition corresponding
to high-level injection, the total charge in this region becomes significantly reduced
from that under low-level injection conditions, leading to a lower electric field gradient
in the C-B junction.
The onset of high-level injection occurs at the critical current density Jc given by
C = q 2Es(VcB + VBi) (2.17)J = qv ND + qW (2.17)
; i.e. when the electron density (nc = Jc/qv,, where v, is the saturation velocity)
attains a critical value of
2E,(VCB + VBi) (2.18)
nc = ND + (2.18)
where Wc is the collector layer width, VCB is the base-collector bias, and VBi the
base-collector built-in potential, then the electrostatic field at the edge of the base
vanishes. Above this current density, holes penetrates into the collector and the space-
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charge region edge in the base moves toward the collector, effectively increasing the
base width. This phenomenon is known as the base pushout or the Kirk effect. Due
to the increased effective base width and the increased hole storage, the switching
speed and current gain are now degraded. In order to raise the onset of this effect,
increasing values of collector doping are required as devices are scaled at constant
current density.
Increasing the collector doping Nc level significantly above 1 x 1017 cm - 3 improves
the frequency performance in two ways: 1) it reduces Tbc, and 2) it allows operation
at higher collector current densities since the Kirk "knee" current Jk is proportional
to the collector doping. Therefore, higher Nc results in higher fT since the delay
component associated with emitter and collector capacitances is reduced.
However, delay in the onset of the Kirk effect achieved with increased collector
doping must be traded off against collector-base capacitance CBC and breakdown
(BVCBO and BVCEo) considerations. The breakdown voltage requirement will restrict
the maximum doping allowed in the collector. The tradeoff between JC and CBC
should be optimized according to the operating point of the transistor. For low
current densities, which is often used for ECL circuits where power is an issue, the
switching speed is limited by charging of the parasitic capacitances, and so CBC
should be minimized. For high current density applications, which includes bipolar
transistors used in BiCMOS gates, the speed will be limited by the intrinsic device
characteristics, and so the collector profile should be optimized to control base push
out.
Collector Resistance
The use of epitaxially grown layer in bipolar transistors is common practice since
performance can be considerably improved with respect to breakdown voltage and
power handling capability. The problem associated with the epitaxial structure is
high collector resistance which has a dominant effect on the propagation delay of a
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BiCMOS gate under heavy capacitive loading. At high current levels or at a relatively
low collector-emitter voltage, the voltage drop over the collector resistance can lead
to forward biasing of the internal junction. This effect is called quasi-saturation and
has been the subject of several publications. Quasi-saturation leads to current gain
and cutoff frequency fall off at higher current levels. The onset of quasi-saturation
also has a dominant influence on the distortion behavior of the bipolar transistor. For
high performance bipolar transistors, a heavily-doped buried layer used underneath
the epitaxial layer. This is necessary to minimize the collector resistance.
2.4 Summary
SiGe-base HBT is gaining increasing attention because of the rapid growth and de-
mand of the wireless and telecommunication products [28]. The superior device char-
acteristics of SiGe HBTs suggest that amplifiers and oscillators operating up to 20GHz
and 40GHz respectively can be built from this technology. This open up the door
for providing highly integrated, low power consumption, low voltage, surface mount
transceiver integrated circuits.
We have discussed in this chapter the device requirements and design considera-
tions of SiGe-base HBTs for high-speed, analog applications. Most of the tradeoffs
occur in the design of the base and collector profiles. Transistor optimization for
analog designs involves the same parameters as for the digital case, e.g. low base
resistance, high fT, low base collector capacitance and so on, but with addition of
extra figures of merit such as -.VA, low noise figure, and high current driving ca-
pability. Careful design of the bandgap profile is crucial in optimizing the device
performance. Traditionally, analog circuits require much higher power supply levels
than digital. Thus, it important to examine issues such as the tradeoff between fT
and the breakdown voltage BVCEO. Low collector doping levels and thick n- epitaxial
layers are needed to achieve high values BVCEo but at the cost of poor high frequency
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performance.
Chapter 3
Device Fabrication and
Characterization
The focus of this research is to evaluate the performance leverages of SiGe-base HBTs
for analog application. The primary objective of the HBT process is to obtain tran-
sistors with near-ideal characteristics for the study.
In the first part of the chapter, process developments leading to successful fabri-
cation of SiGe-base HBTs are presented. Three device fabrication sequences - the
"MESA", the "LOCOS", and the "POLY" processes - are described, followed by
a discussion on the key processes involved, which include the epitaxial deposition
using the Very-Low-Pressure Chemical Vapor Deposition (VLPCVD), and thermal
annealing for implant activation.
The second half of the chapter is devoted to the device characterization. After
successful completion of device fabrication, DC testings are carried out extensively to
extract necessary parameters for further process modification as well as theoretical
analysis. Statistical data on the current ideality factors are generated to examine the
device yield and the device matching. Measurements of breakdown voltages, 1/f noise
characteristics, and parasitic elements are also performed. Detailed study to examine
the effects of germanium, boron doping, and Ge gradient on device characteristics
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is presented in the next chapter. High-current and high-voltage stress experiments
leading to device reliability study are discussed in Chapter 5.
3.1 HBT Fabrication Processes
In this section, the three process sequences - "MESA", "LOCOS", and "POLY",
developed for the device fabrication, are presented.
The "MESA" process is originally designed as a demonstration vehicle to prove
viability of the VLPCVD-deposited SilxGe; materials for HBT fabrication [70]. The
transistor structure features a junction-isolated base-emitter junction, a mesa-isolated
base-collector junction, and a low thermal budget. Epitaxial layer of in-situ doped
Si/SilxGe./Si sandwich structure is first deposited on a blanket n+ substrate. The
transistor active areas are patterned using plasma etch, forming mesa-like structures.
Arsenic and boron/BF 2 are subsequently implanted through the epitaxial layers, mak-
ing ohmic contacts to the emitter and base layers from the top surfaces. The heavily
doped n+ substrate is used as the collector electrodes. The process is relatively sim-
ple and requires only few number of processing steps and masking layers. However,
a major setback associated with the process is that fabricated devices are lacking
natural isolations.
To address the device isolation issue, the "LOCOS" process is developed, in
which a LOCOS oxidation step is incorporated into the "MESA" process prior to
the Si/Sil_.Ge,/Si deposition. The process also involves modifying reactor recipe
to allow epitaxial deposition of Si/SiizGe./Si sandwich structure on patterned sub-
strates. Due to the limitation of the VLPCVD reactor, we are restricted to mixed-
mode deposition, i.e. single crystalline (epitaxial) deposition occurs inside patterned
window regions while polycrystalline material nucleates on the field oxide. Issues,
such as in-situ cleaning, pattern sensitivity, and faceting problem, associated with
deposition on patterned substrates have been examined elsewhere [71]. The remain-
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ing processing steps, after the epi deposition, follow pretty much the same sequence
as the "MESA" process.
Although devices fabricated from both "MESA" and "LOCOS" schemes exhibit
reasonably good characteristics (to be shown later), the structures are nonetheless
mesa-type in nature, and potentially have several disadvantages:
(1) ion implantations which are typically used to contact active regions, are shown to
result in enhanced dopant outdiffusion;
(2) large parasitics associated with the mesa structure, in particular the extrinsic base
resistance and base-collector capacitance, severely limit the device performance; and,
(3) devices are fabricated on n+ substrates, lacking electrical isolations.
In light of these limitations, the "POLY" process is proposed and developed to
address these concerns. It is an attempt to scale the devices laterally to minimize
parasitic resistances and capacitances. This double-poly process, combined with fine
emitter dimensions, can potentially alleviate all the above-mentioned difficulties. The
device structure uses the two levels of polysilicon as extensions to make contact with
the base and emitter, and to allow pseudo-self-alignment between the emitter and
extrinsic base regions. This process is also more compatible with the standard indus-
trial practice and is capable of merging into an existing CMOS process. In developing
the process, we try to achieve both flexibility and integration to allow adaptation of
many types of epitaxial deposition - such as non-selective or selective, and later
modifications.
3.1.1 The "MESA" Process
In this section, the detailed processing sequence of the "MESA" scheme is discussed.
Most of the device characterization results presented in this thesis are performed on
devices obtained from successful completion of this process.
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The basic process flow is outlined in Figure 3-1 and a schematic diagram of the cor-
responding cross section is shown in Figure 3-2. The fabrication sequence is adapted
from the MIT-BiCMOS process [72,73], and refined to accommodate epitaxial SiGe-
base structures [70].
Starting wafer is a 4-in, (100), Sb-doped, 0.005-0.02 Q-cm, silicon substrate. Af-
ter treated with the standard ex-situ cleaning procedures (to be described in the
next section), the wafer is transferred into the VLPCVD system for in-situ doped
Si/SilxGex/Si epitaxial deposition. Alternatively, Si/SilxGe,/Si layers deposited
in a commercially available Atmospheric-Pressure (APCVD) system have been used
in the device fabrication. Typical device profile is shown in Figure 3-3.
After the deposition of Si/SilxGex/Si sandwich structure, 500A of low tem-
perature oxide (LTO) is first deposited to protect the wafer surface. In the first
masking step, Si/Sil_-Ge,/Si is etched by plasma, forming mesa-like structures, to
define the device active areas and to lay down alignment marks for subsequent photo-
lithographic steps. After the mesa etch, a Boron/BF 2 double implant is performed to
allow contacting the thin SiGe-base region from the top surface, followed by a second
mesa etch to open up regions for collector contacts. Then, a shallow arsenic implant
is performed to contact the emitter and collector regions. 5000 A of low-temperature
oxide deposited at 4000C provides device passivation. After the passivation step, an
800 0C, 20-minute furnace anneal in nitrogen ambient is used to activate implants.
This thermal step represents the highest temperature step after the deposition of
Si/Sil_,Ge,/Si structure. It is important to keep the thermal treatment to the min-
imum because of the metastable nature of the films. During the annealing step, the
LTO passivation is densified to improve the oxide and interface quality.
Finally, opening of contact cuts, depositing and patterning of metal, and sintering
in forming gas, complete the backend of the fabrication sequence. The sixth mask is
used to open contact windows over the emitter, base and collector, and this is followed
by sputtering of a layer of metal (400A Ti + 1,lm Al/1%Si) over the entire wafer.
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Figure 3-1: Basic flow sequence of the "MESA" process.
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Figure 3-2: Cross sectional schematic diagram of the "MESA" process for the SiGe-
base HBT fabrication.
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Si n-emitter 6 x 1017 cm - 3  1500 A 625 - 675C
Sil-.Ge, p-base 7 x 1018 cm - 3  500 A 625 - 6750C
Si n-collector 6 x 1016 cm - 3  3400 A 8000C
Si n-buffer 6 x 1017 cm-  500 A 8000C
< 100 >, N+, Silicon Substrate
Figure 3-3: Typical parameters of Si/Sil_.Ge./Si heterostructure used for the device
fabrication.
The last mask then defines the metal interconnects between the devices and probe
pads. The final process step is a 400'C sintering in forming gas, which is needed to
give low-resistance ohmic contacts. The presence of the hydrogen helps reduce the
density of surface states at the oxide/silicon interface, especially at the mesa sidewall
region. This step is crucial in obtaining good device characteristics because the surface
states can give rise to generation/recombination centers in the emitter-base depletion
region and degrade current ideality factors. The alloying process therefore serves the
important function of improving the current gain of the transistor at low current
densities.
3.1.2 The "LOCOS" Process
The "LOCOS" process is a modified version of the "MESA" process, developed to
address the disadvantage of the "MESA" process. Instead of being deposited on blan-
ket substrates, Sil_.Gex epitaxial layers are deposited on LOCOS-patterned wafers
in the "LOCOS" process. Initially, buried collectors and LOCOS oxidation are set in
place before the epitaxial deposition, forming low resistive contact paths and device
isolations. Issues related to the deposition on patterned substrates have been well
investigated by previous co-workers and will not be discussed in detail here [71]. The
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remaining processing steps follow pretty much the same sequence as the "MESA"
process. The device performances obtained with the "LOCOS" process are essen-
tially the same as those with the "MESA" process, if not slightly worse due to the
extra complication of deposition on patterned substrates. Thus, the main advan-
tage of the "LOCOS" process is in achieving device integration and not in improving
performance.
3.1.3 The "POLY" Process
A schematic cross-sectional diagram of the "POLY" process is illustrated in Fig-
ure 3-4. The detailed process description and mask identification are included in
Appendix B. Modifications to the existing process flow are made to incorporate
into the device structure a polysilicon-emitter layer which is more compatible with
industrial practice.
A brief description of the process flow is as follows. The starting wafer is a 4-
in, (100), Sb-doped, 0.005-0.02 Q-cm, silicon substrate, with 1p/m of lightly n-doped
epitaxial collector layer on top. Initially, LOCOS oxidation is performed to define the
device active area and to lay down alignment marks for subsequent photo-lithographic
steps. After the LOCOS oxidation, - 1 000A of polysilicon is deposited and implanted
with boron, followed by a plasma etch step to pattern the poly layer into base handles
and, at the same time, open up in active regions the windows for the Si/SiGe/Si
epitaxial deposition.
In-situ doped Si/SiGe/Si sandwich structure, with 15% Ge and base width of
500A, is deposited at 6250 C in a commercial ASM-Epsilon-One reactor, using a
SiH2C 2-based process. The deposition provides high-quality single crystalline growth
in the device regions and polysilicon deposition over the poly and isolation regions.
Typical process recipe of the reactor for depositing Sil_,Ge, alloys is listed in Ta-
ble 3.1 [74].
The next photo-lithography step removes the excess poly material nucleated on
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Figure 3-4: Cross sectional schematic diagram of the "POLY" process for the SiGe-
base HBT fabrication.
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H2  SiH 2C12  10% GeH 4  HCl
Temp Time Flow Rate Flow Rate Flow Rate Flow Rate
Step (°C) (sec) (slm) (sccm) (sccm) (sccm)
Load Wafer 900 15 20 0 0 0
Heat-up 1180 40 20 0 0 0
H2 bake 1180 180 20 0 0 0
HCl etch 1180 30 40 0 0 600
Cool 1100 30 40 0 0 0
Deposit Si 1100 30 40 100 0 0
Cool 625* 180 40 0 0 0
Deposit SiGe 625* 600* 20 20* 2* 0
Unload wafer 625* 15 20 0 0 0
* Typical values only.
Table 3.1: Typical process recipe for depositing Sil_.Ge, alloys in the APCVD [74].
the field oxide during epi deposition, and, clears collector regions for n+ plug implant.
After the collector plug implant, a 500A of low temperature oxide is deposited and
subsequently densified, serving as dielectrics that separates the polysilicon emitter
and extrinsic base regions. The emitter openings are then opened through the LTO
layer, followed by a deposition of -3000A emitter poly. The emitter polysilicon layer
is subsequently doped by a phosphorus implant with 3 x 1015 cm - 2 dose, at 60KeV
of energy. After the phosphorus implant, the wafer receives a brief thermal treatment
to partially activate the dopant. This step helps improve the etching uniformity of
the poly layer during the patterning step that follows. After the patterning of N+
poly and before removing of the photoresist, a boron/BF2 self-aligned implant is
performed to further reduce the extrinsic base resistance. Then, a 5000A of low-
temperature oxide is deposited at 400'C to provide device passivation. An 800'C, 20-
minute furnace anneal in nitrogen ambient is performed to activate implants. Finally,
opening of contact cuts, depositing and patterning of metal, and sintering in forming
gas, complete the fabrication sequence.
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3.2 Fabrication Technology
We have discussed the process sequences developed for the device fabrication in the
last section. We will now focus attention on the fabrication technology. The process
technology used for the fabrication is compatible with the MIT/MTL baseline 1.25pm
twin-well CMOS process [57]. The photo-lithography tools allow a minimum feature
size of -'.1m. Several important key processing steps, including the epitaxial depo-
sition of Si/Sil_,Ge,/Si films using the VLPCVD reactor and the annealing cycle for
implant activation, will be discussed.
3.2.1 Sil_-Ge. Deposition by VLPCVD
We primarily have relied on a home-built, single-wafer, non-load-locked, quartz-
halogen-lamp-heated, very-low-pressure chemical vapor deposition (VLPCVD) sys-
tem to supply SilxGe. films for various material studies and device processing. More
recently we have gotten films deposited in commercially available APCVD systems
as well.
The operating procedure, ex-situ and in-situ cleaning steps of the Very Low Pres-
sure Chemical Vapor Deposition (VLPCVD) reactor are described in this section.
Description of VLPCVD
The details of the VLPCVD reactor have been described elsewhere [75, 76]. A
schematic diagram of the VLPCVD reactor, taken from Ref. [70], is shown in Fig-
ure 3-5. The cylindrical growth chamber is constructed of quartz and is water cooled
at both ends during operation to prevent excessive heating of the stainless steel seals
(Kalrez). The growth chamber is evacuated by a turbopump capable of reaching a
base pressure of 1x10-8 Torr at room temperature, and 1x10 - 7 Torr at the bakeout
temperature of 8000 C. Heating of the wafer is provided by a bank of six 6kW, high-
intensity, tungsten-halogen lamps that situates outside the quartz chamber. Temper-
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Figure 3-5: Schematic diagram of the
(VLPCVD) reactor used in this work
Very-Low-Pressure Chemical Vapor Deposition
[70].
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ature of the chamber is controlled by adjusting the lamp supply voltages; maximum
temperature is limited to slightly over 850 0 C. Actual temperatures during a run are
estimated from pyrometer and optical fiber readings. Calibration of the temperature
with thermocouple is routinely carried out to ensure accuracy.
The wafer rests on a relatively high thermal mass, SiC-coated, graphite susceptor
which helps reduce temperature variation across the wafer. The exposing surface
of the susceptor is usually coated with an additional thin layer of silicon to reduce
possible carbon contamination. Process gases of the system include pure silane (SiH4)
and germane (GeH4) for deposition of Si and Sil-,Gez layers, and, diluted phosphine
(PH3, 100ppm), arsine (AsH3 , 1000ppm), and diborane (B2 H6 , 1000ppm) in silane, for
n- and p-type in-situ doping capability. Gas switching is the primary technique used to
initiate and terminate a growth process. To avoid transient and ensure repeatability,
steady state gas flow conditions are first established at the system bypass before
introduced into the chamber.
In addition, the reactor is equipped with an RF plasma source for both in-situ
wafer cleaning purpose and plasma-enhanced mode of deposition. Typical deposition
temperatures and pressures of the reactor range from 575°C to 8000 C and 1 to 10
mTorr, respectively.
Ex-situ Cleaning Procedure
Starting wafers for the device fabrication are 4-in, (100), Sb-doped, 0.005-0.02 Q-
cm, silicon substrates. Initially, 1000 A of thermal oxide is grown on the substrates
to remove residual damages resulted from wafer polishing. Prior to the epitaxial
deposition, a standard RCA clean is performed first. The wafer is then treated in
a 50:1, H20:HF solution for several minutes to remove the 1000 A oxide layer, and,
rinsed in deionized water and spin-dried. The wafer is further cleaned by exposing to
UV ozone for 5 minutes to reduce carbon contamination, at the same time, forming
a '10 A of protective oxide on the wafer surface. This thin oxide serves as protective
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layer to prevent re-contamination of the wafer surface during reactor bakeout. After
this standard ex-situ cleaning procedure, the wafer is immediately loaded into the
VLPCVD system and ready for Si/Sil_,Gex/Si epitaxial deposition.
In-situ Cleaning and Si/SilxGe,/Si Film Deposition
The detailed operation and maintenance of the reactor is well-documented in Ref. [76,
77]. A summary of the standard procedure is listed in Table 3.2.
The wafer is usually loaded into the system at the conclusion of previous deposition
run. The chamber is then pumped down and continuously purged in Ar gas for at
least 2 hours, typically overnight, before the actual epitaxial run. After a routine
system check and start-up, the reactor bakeout is carried out at 8000C with a flow of
50 sccm Ar gas. When the temperature is stabilized and a chamber pressure of ~2
x 10' Torr is reached, the protective oxide is removed by in-situ argon plasma and
deposition of Si/Sil_.Ge./Si begins. In-situ doped Si/Sil_xGe,/Si sandwich structure
is deposited without breaking vacuum. Typical deposition conditions, summarized in
Table 3.3, are as follow. First, few hundreds angstroms of Si buffer layer and -1 pm
of collector are deposited at the bakeout temperature of 8000 C. The collector doping
is typically kept low to around mid-10 16 cm-3 to maintain a good device breakdown
characteristics. After the buffer and collector deposition, the substrate temperature
is reduced to 625oC or 675 0 C, with about 30 minutes of growth interruption to allow
temperature stabilization. Then, a 500 A Sil_,Ge. base layer and 1500 A Si emitter
cap are deposited. Typical layer growth rates in this temperature range are on the
order of ^100 A/min. The deposition and material related study of epitaxial SilxGe.
using the VLPCVD reactor were carried out by previous co-workers. The detailed
deposition conditions, deposition kinetics, dopant incorporation and thermal stability
issues, pertaining to the device fabrication, were discussed extensively in his thesis
and will not be presented here [71].
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Step
System Check
Bakeout
Sputter Clean
Deposition
Shutdown
Idle State
Description
check base pressure (~1x10 -8 Torr)
open gate valve
check cold pressure (,1x10 - 7 Torr)
flow 50 sccm Ar
ramp up lamp voltages (r 240 V)
stabilize temperature
reach chamber pressure of -2x10 - 7 Torr
Ar plasma
25 sccm Ar, 5 mA, 10 W, 4 Vac
-100 Vdc bias on susceptor
(peak-to-peak)
(condition varies)
reduce lamp voltages gradually
close gate valve
back-fill with Ar
open gasket seal
load wafer for the next run
close chamber
open roughing valve
reset system
flow Ar gas (90 sccm + 80 sccm)
Table 3.2: Summary of the standard operating procedure of the VLPCVD reactor.
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Layer Parameters Gas Flow
SiH4  GeH4  PH3  B2H6
Temp Time 100 ppm 1000 ppm
Layer (0C) (min) (sccm) (sccm) (sccm) (sccm)
Buffer 800 5 39.6 0 0.4 0
Collector 800 20 39.6 0 0.4 0
ramp 30 - 50 sccm Ar-
Base 625 5 18 0.6 0 2
Emitter 625 20 30 0 10 0
* Typical values only.
Table 3.3: Typical growth conditions of the VLPCVD for SiGe-base HBT structures.
3.2.2 Thermal Annealing
Due to the meta-stable nature of Sil_.Ge, layer, the most critical processing param-
eter concerning device fabrication is the total thermal budget - in particular, the
post-deposition thermal annealing step for implant activation. When the metastable
device layer is exposed to sufficiently high temperatures for long enough time peri-
ods, the strain in the SilxGe. layer will relax and misfit dislocations will form at
the interface between the Si and Sil_,Ge,. Strain relaxation will lower the bandgap
difference between Si and Sil_.Ge. causing a degradation in injection efficiency and a
reduction in current gain. Also, misfit dislocations that accompany strain relaxation
can act as generation-recombination centers to increase leakage currents and cause
current gain to be a function of collector current.
We have studied Sil-xGe, samples annealed under various thermal cycles. Ther-
mal relaxation experiment are carried out on Sil_,Ge, layers with 20% Ge and thick-
nesses of 0.08, 0.16, 0.40,/m. The samples are annealed for 30 min at temperatures
ranging from 8000 C to 11000 C. Transmission electron microscopy (TEM), Raman
scattering spectroscopy and double-crystal X-ray diffractometry (DCD) are used to
characterize the films. TEM and DCD results confirm that strain relaxation by dislo-
cation generation is the dominant relaxation mechanism at temperature below 9500 C.
From Raman spectroscopy, Ge diffusion is found to be significant at temperature
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above 950'C, and can be used to explain observed rapid strain relaxation [78]. This
result is also consistent with previous thermal stability study using DCD [79]. The dif-
fusivity of Ge can be quantified using secondary ion mass spectrometry (SIMS); and,
an activation energy of 4.61 eV and a prefactor of 2.54x 102 cm 2/sec are extracted
from samples with Ge fraction of 0.15 - 0.20 [71].
We have also examined effect of annealing conditions on device characteristics.
Excessive leakage currents at low VBE bias resulted from insufficient annealing are
measured in early devices; they are believed to be caused by residual implant damages
and insufficient activation of dopants. Over annealing causing larger recombination
current and degradation in current idealities are also observed; we speculate that
defects and dislocations are being generated with the additional heat treatment. An
optimal condition of 800'C, 20-min furnace annealing is obtained for our device fab-
rication.
3.3 Device Characterization
Results of device characterization from several process lots are presented in this sec-
tion. Initially we have experienced difficulties in yielding functional devices. The
main problem lies in the fact that Sil-_Ge, layers in the device structures are meta-
stable in nature and post-deposition thermal treatment partially relaxes the films
and causes dislocations to generate. After carefully controlling the allowed thermal
budget, we are able to produce functional devices with high current gain, excellent
current idealities and good breakdown characteristics.
After successful completion of device fabrication, extensive device characterization
are carried out to extract necessary parameters for further process modification as
well as theoretical analysis. Statistical data on the current ideality factors and base
and collector current variations, are generated to examine the device yield and the
device matching. Measurements of breakdown voltages, 1/f noise characteristics, and
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Emitter: 1500A, 6E17/cm3
500A, 2E18/cm3, 15% Ge
tor: 3400A, 6E16/cm3
Figure 3-6: Cross-section and typical parameters of a device fabricated using the
"MESA" process.
parasitic elements are also performed. Characterization results generally indicate that
very good yield can be obtained.
DC Characterization
Most characterization results presented in this section are performed on devices
obtained from successful completion of the "MESA" process. Figure 3-6 shows a
schematic cross-sectional diagram of the fabricated SiGe-base HBT device.
Table 3.4 lists the layer structures deposited in a commercial APCVD reactor for
the study. The three films have identical emitter and collector structures, as well
as, a fixed 15% Ge in the base. These wafers differ only in their base boron dopant
concentrations, with 2 x 1018 cm - 3 , 5 x 1018 cm - 3 and 7 x 1018 cm - 3 , respectively.
The parameters - germanium content, layer thicknesses, and dopant concentrations,
are verified by SIMS results.
Plotted in Figure 3-7 are the Gummel plot and the Ic vs. VCE curve of a typical
device characteristics obtained. Gummel plot represents the most fundamental key to
__ I
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Figure 3-7: Device characteristics:
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Emitter Base Collector
Wafer # Nd, We Nab Wb Ge Ndc WC
(cm- 3) (A) (cm- 3) (A) (%) (cm-3) (A)
A572 6x1017 1500 2x1018  500 15 6x1016 3400
A575 6x1017 1500 5x10 18 500 15 6x10 16 3400
A579 6x101 1500 7x1018 500 15 6x10 16 3400
Table 3.4: Layer structures deposited in a commercial APCVD reactor
the effect of boron doping in the base.
Device Wafer
Parameter A572 A575 A579
Nab (cm -3 ) 2x1018  5x 101 7x1018
AE (,im 2) 4.5 x 9.0 4.5 x 9.0 4.5 x 9.0
/max (0 VCB = 2V) 170 44.4 29.5
VA (V) (@ IB = 100nA) 9.5 14.0 30.2
#-VA (V) 1520 620 890
BVCEO (V) 6.1 7.4 7.6
BVcBo (V) 17.5 17.4 16.9
BVEBO (V) 7.3 7.4 6.8
RE (Q) 69 68 86
Rc (p2) 90 85 85
to examine
Table 3.5: Summary of device characterization results
and A579.
of device wafers A572, A575,
the understanding of a bipolar transistor; it shows the dependence of Ic and IB on the
base-emitter voltages VBE, when an appropriate collector-base voltage VBc is applied
such that the collector current becomes independent of VBC. As we can see from
the figure, functional devices exhibit excellent ideality factors (~60 mV/decade) in
both base and collector currents, high current gain (-170) and reasonable breakdown
characteristics (BVcEo > 6V).
Summarized in Table 3.5 are the characterization results obtained from the three
device wafers. We can see that the current gain 0 and Early voltage VA follow
the expected trend with the base doping level. The emitter resistances are somewhat
higher than expected; this is probably due to the low emitter dopings of the structures
and insufficient annealing of the implant damages. We also examine the yield statistics
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Figure 3-8: Statistics of the collector and base currents at biases of VBE=0. 6 , 0.66,
and 0.72 volts. The considered devices are obtained from wafer A579 with emitter
area of 4.5pmmx4.5[m.
of the device wafers and found that very high yield is obtained with this process.
Statistical Measurement
Statistical measurements of the collector and base currents over three decades are
taken on transistors of emitter area of 4.5pmmx4.5pm from device wafer A579. Both
collector and base currents show vary little variation of less than 10% as a result of
excellent control of the process. From the Figure 3-8, we observe a slight increase of
variation in base current at low bias. This is due to nonuniform dopant distributions
in the emitter and base contacting areas, resulting from insufficient annealing.
Yield studies, measured in terms of the base and collector current ideality factors
of the fabricated devices, are carried out. The yield criteria is set to be ideality factor
n less than 1.04. Figure 3-9 summarizes the results on over 100 devices obtained from
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Figure 3-9: Statistics of Ic and IB idealities as a function of emitter area. Devices are
obtained from wafers A572, A575, and A579.
the three wafers (A572, A575, and A579). We have essentially achieved a 100% yield
in the collector current ideality and a very high yield of 80% in the base. If we relax
the yield criteria to be n < 1.1, we can achieve 100% yields in both base and collector
current ideality factors. Transistor with larger emitter areas show a slight decrease
in yield which is as expected.
Emitter and Collector Resistance
The series resistance of the emitter (re,) of a bipolar transistor can be determined by
several methods. Two most commonly used techniques are (1) direct extrapolation
from the 1/g, vs. 1/Ic plot of the device, and, (2) the Getreu's method by stimulating
the base with current and measuring the voltage between the collector and emitter
[80].
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Figure 3-10: Reciprocal of measured transconductance
lector current (Ic). re, can be extracted from the plot.
(gm) versus reciprocal of col-
At low frequencies, gm of a device can be expressed as follows:
1 kT rbb'1 = q + r e +  l
gM q1l, (3.1)
By direct extrapolation to zero Ic - 1, the emitter series
(neglecting contribution from the Tbb,/IP term). Figure
curve of the device shown in Figure 3-7. The emitter
-60 Q in this case.
resistance can be determined
3-10 plots the 1/g9 vs. 1/Ic
resistance is measured to be
Alternatively, emitter resistance can be determined from the Getreu's method.
The setup and the measurement result is shown in Figure 3-11. The value of re,,
equal to the inverse of the slope of the dashed curve, is determined to be ~69 Q. This
is in good agreement with the extrapolation result just mentioned. The collector series
resistance (re,) can be determined in a similar fashion once re, has been obtained [80].
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Figure 3-11: The Getreu's setup and plot of IB versus VCE. The value of re, can be
determined from the slope of the dashed curve (corresponding to Ic=O).
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From Figure 3-11, the collector resistance is found to be -90 Q.
Base Resistance and Noise Characterization
The noise model for an HBT is the same as for the BJT. The main sources of noise
are resistive noise in the base, and shot noise in the emitter and collector currents.
The base resistance of the HBT can be made lower because of the higher base doping
allowed. It is thus expected that HBTs should have better noise figure compared with
BJTs.
The use of noise measurements to determine base resistance is one of the standard
practices. It requires the use of very-high-gain amplifiers whose gain is stable in time,
as well as extensive shielding to prevent excessive rf interference and 60Hz pick-up.
If the flicker noise is assumed to be negligible, the base resistance rb, can be
estimated as [80]:
(v\i 1
rb' = 4kBTAf 2g (3.2)4kBTAf 2gm
where Af is the bandwidth of the measurement, (v?) is the transistor's equivalent
input mean-square noise voltage, and g, is calculated from the known collector cur-
rent.
We have performed noise measurement on a device with base dopant concentration
of 2 x 1018 cm -3 . From our measurement, (v?)/Af = 5 x 10- 17 V2 /Hz is obtained
and rb' is calculated to be -3 kf using equation(3.2). This value is somewhat higher
than what we would expect from a layer with -4 kQ/OL (base doping: 2 x 1018 cm - 3 ,
thickness: 500A). The high base resistance may be attributed to insufficient annealing
of the contacting implants or contact resistance.
Device Parasitics
So far, we have demonstrated the good performances of fabricated devices. However,
some anomalous behaviors are also observed: (1) the peaks of current gain seem to
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occur at rather low collector current levels in some devices; and, (2) the current gains
are found to be increasing with reducing emitter sizes in some cases.
Additional measurements and simulations are carried to better understand these
behaviors. Results indicate that the early roll-off of current gain may be attributed
to the formation of parasitic barriers at the base-emitter and base-collector junctions
due to boron out-diffusion from the base regions during post-deposition processing.
The out-diffusion of boron is greatly enhanced by the emitter contacting implants
(using arsenic), similar to the emitter push effect commonly observed in homojunction
bipolar transistors. The unexpected current gain dependency on emitter sizes and
geometry is found to be related to the device parasitics.
3.4 Summary
In this chapter, device fabrication and characterization are discussed. We rely on
a home-built, single-wafer, non-load-locked, quartz-halogen-lamp-heated, very-low-
pressure chemical vapor deposition (VLPCVD) system to supply Sil_.Ge; films for
various material studies and device processing. The operating procedure, ex-situ and
in-situ cleaning steps of the VLPCVD reactor, as well as other key processing steps
are described. Detailed descriptions of the three processes, namely, the "MESA", the
"LOCOS", and the "POLY", developed for SiGe-base HBT device fabrication are
presented. The processes are consistent with the available tool set in the MTL-ICL
and compatible with the MTL baseline 1.25pm twin-well CMOS technology. Upon
completion of the fabrication, device and process parameters were extracted from
both electrical and material characterization, for further process modification as well
as theoretical analysis.
Functional devices with high current gain, excellent current ideality factors and
good breakdown behaviors are obtained. Current gain exceeds 1000 has been mea-
sured in devices with 20% Ge in the base. Matching of device current gains and
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turn-on voltages in the form of statistical measurement are investigated. Emitter
and collector series resistances are measured using the Getreu's method. 1/f noise
measurements are performed to extract the base series resistance. We also report
an observation of a rapid current gain rolloff in devices with lightly doped emitters.
The effect is probably due to the formation of a parasitic barrier at the base-emitter
junction resulting from dopant outdiffusion. We will present a model based on the
inverse Early effect to explain the observations and simulation results using MEDICI
to confirm the model.
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Chapter 4
Vertical Profile Engineering
We have previously described in Chapter 2 the design considerations of SiGe-base
HBTs for analog applications. Various performance tradeoffs related to the engineer-
ing of vertical profiles are discussed. With successful completion of device fabrication
and characterization, we are in position to systematically investigate some of the
tradeoff issues. We will demonstrate some of the concepts with both experimen-
tal and theoretical approaches. Particularly, we will concentrate on device structures
with various germanium and boron doping levels, forward- and retro-graded base ger-
manium profiles, and lightly doped emitters. Modeling results on the displacement
of p-n junctions with respect to the heterojunction will also be presented.
4.1 Base Region
Most key tradeoffs in the optimization of heterojunction bipolar transistors come from
the base profile design. Important device parameters such as current gain 3, Early
voltage VA, base resistance RB, are all intimately related to the base profiles. We
have fabricated devices with different levels of germanium and boron doping as well
as forward- and retro-graded germanium profiles in the base to examine the effects
of germanium, boron doping and germanium gradient.
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Emitter Base Collector
Wafer # Nde We Nab Wb Ge Ndc Wc
(cm - 3) (A) (cm - 3) (A) (%) (cm - 3) (A)
BJT 1018 2000 101 1000 0 3x1016  10000
HBT1 1018 2000 1019 1000 10 3x1016  10000
HBT2 1018 2000 1019 800 10 3x1016  10000
HBT3 1018 2000 1019 800 5 undoped 5000
HBT4 1018 2000 1019 800 5 1017 5000
Table 4.1: Layer structures deposited in the VLPCVD reactor to examine the effect
of Ge in the base. The parameters are estimated from previous kinetic data.
4.1.1 Effect of Germanium
We first examine the effect of inclusion of germanium in the base. Table 4.1 lists a set
of wafers deposited in the VLPCVD reactor for the investigation. Layer structures
of all films are essentially identical; the only real difference among the wafers is the
amount of germanium, ranging from 0 to N10%, present in the base regions. The
germanium content, film thicknesses and doping levels of each wafer are estimated
from previous kinetic data [71]. Although the actual values may differ somewhat, run-
to-run variations of these parameters are proven to be quite small and qualitatively
consistent results can still be obtained.
The devices are fabricated using the "LOCOS" process described in Section 3.1.2.
Typical devices demonstrate reasonably good DC characteristics. The collector cur-
rents in all devices are ideal for over seven decades of current, although some nonlin-
earities are also observed in the base currents. The somewhat nonlinear base currents
with excessive leakage at low bias (not shown) are due to poor device passivation and
dislocation resulting from epi deposition on patterned substrates. Nonetheless, the
non-ideal base currents do not affect the results here.
The effect of incorporating Ge into the base can be readily seen from the observed
collector current enhancement and current gain improvement, shown in Figures 4-1.
The ratio between the collector currents of the HBTs and the BJT depend expo-
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Figure 4-1: Collector current enhancement and normalized current gain of SiGe-base
HBTs (with 5% or 10% Ge in the base). The solid line shows the characteristics of a
fabricated homojunction device with similar structure.
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nentially on the difference of the electron barriers AE,. Neglecting the distinction
between the effective density of states of Si and Sil_.Ge., the ratio can be expressed
as [81],
IC(HBT) GB(BJT) VB(HBT) (aE,
IC(BJT) DB(BJT)NB(HBT) exp kBT (4.1)
where GB is the base Gummel number and vB is the minority carrier velocity.
Comparison of the fabricated HBTs and BJT shows collector enhancement factors
of 3 to 25 are obtained in devices with 5 to 12% Ge; this is consistent with published
results in the literature [81].
Another feature to note from Figure 4-1 is that: the turn-on voltages VBE(on) Of
SiGe-base HBTs are smaller than that of a Si homojunction transistor, i.e. it requires
less forward VBE bias to achieve the same current level in HBTs, as result of smaller
bandgaps of Sil-,Ge. materials. The base-emitter turn-on voltage VBE(on) can be
expressed as,
VBE(on) + BTn NAWB ) (4.2)q q DnNcNV
As we can easily see, because of the contribution of the first term, the turn-on voltages
VBE(on) of SiGe-base HBTs decrease with increasing Ge content in the base. The lower
turn-on voltage can be beneficial, especially in low-power circuit application, because
high switching speed and high current levels can be achieved at lower supply voltages.
4.1.2 Graded Base
We have successfully fabricated some devices with graded-germanium-base structures,
both forward-graded and retro-graded ones. In this section, we will present some
interesting device features pertaining to the graded-base devices.
The devices are fabricated using the "MESA" process discusses in Section 3.1.1.
Table 4.2 summarizes the set of wafers used in the device fabrication for the investi-
gation. The films are deposited in a commercial APCVD reactor and the parameters,
e.g. germanium contents, layer thicknesses, and dopant concentrations, are verified
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Emitter Base Collector
Wafer # Nde We Nab Wb Ge Ndc We
(cm -3 ) (A) (cm - ') (A) col -+ em (cm- 3) (A)
A584 3x1017 1500 5x1018 500 20 -+ 12% 6x1016 3400
A585 3x1017 1500 5x1018 500 12 - 20% 6x1016 3400
A586 7x1017 1500 2x1018 500 20-+ 12% 6x1016 3400
A587 7x1017 1500 2x1018 500 12-4 20% 6x1016 3400
A588 1x 1018 1500 1x 1018 500 20-+ 12% 6x1016 3400
A589 1x1018 1500 1x1018 500 12 -4 20% 6x1016 3400
Table 4.2: Summary of the parameters of the layer
both graded and retrograde Ge profiles.
15% 12-20%
structures in this experiment with
20-12%
Figure 4-2: Ge profiles obtained by SIMS of a box (15% Ge), forward-graded (12-20%
Ge), and retro-graded (20-12% Ge) devices.
by SIMS results. Shown in Figure 4-2 are the forward- and retro-graded germanium
profiles obtained by SIMS; the box-like Ge profile is also included as a comparison.
Gummel plots and / vs. Ic curves, and Ic vs. VCE plots of two devices from
wafers A584 (forward-graded) and A585 (retro-graded) are shown in Figure 4-3 and
Figure 4-4, respectively. Both devices exhibit excellent collector and base current
ideality factors (-60 mV/decade), high current gains (>100) and good breakdown
voltages (BVcEo> 5V).
Comparing the two devices, i.e. making comparison between forward- and retro-
graded cases, we have observed the following: (1) the current gain are comparable in
the two cases, (2) the Early voltage is higher in the forward-graded case.
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Figure 4-4: Ic vs. VCE plots obtained from the two devices in wafers A584 and A585.
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Observation (1) and (2) can be explained by the following equations:
S q NA(x) d (43)
VA = qn(WB)Dn(WB) ) dC- c Jo nE (n(x)DxDn(
2
VA BC (WB)Dn(WB)
JB,0CBC
From the current gain expression, P is inversely proportional to the effective base
Gummel number (the integral term). Since the integral is taken over the entire
neutral base, the effect of base grading disappears; thus, as expected, the current
gains are approximately equal in the two cases. From the second expression, we see
that Early voltage has an explicit dependence on n?(WB). In the case of forward-
graded Ge, a larger Ge fraction exists near the base-collector edge, giving rise to a
larger Early voltage.
4.2 Device with Lightly Doped Emitters
Advantages of using a lightly-doped emitter structure was discussed in Section 2.3.2.
Lower emitter doping is typically used in heterojunction bipolar transistors to reduced
the base-emitter junction capacitance CBE and to improve the junction reliability.
However, the price paid for reducing emitter doping level is an increase of emitter
resistance. Although the emitter resistance RE does not appear to be important
with current technologies, it may soon become a limiting factor because it increases
as lateral dimension decreases. In addition, in device with lightly-doped emitter
structure, boron outdiffusion from the SiGe-base region is likely to shift the location
of the p-n junction into the Si-emitter region, causing a misalignment with respect to
the heterojunction and additional degradations.
Couple observations are noted from the Gummel plots and the Ic vs. VCE curves
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in some fabricated devices (see Figure 3-7). First, the device seems to have a rather
poor Early voltage of around 10V; and secondly, the current gain seems to peak at
a lower current density than expected and rolls off quite rapidly. Both observations
can be attributed to the boron out-diffusion from the base into the adjacent collector
or emitter regions, forming parasitic barriers near the electrical junctions. The outd-
iffusion of boron is found to be greatly enhanced by the emitter contacting implants
(using arsenic), similar to the emitter push effect commonly observed in homojunc-
tion bipolar transistors. The enhanced outdiffusion of the as-grown box-like boron
profile has been confirmed by the fact that boron profile remained box-like on those
sites on the wafer that did not receive an emitter implant [82].
SIMS data obtained from an actual device wafer is shown in Figure 4-5. The
amount of boron spread into the collector region is seen to be quite large, on the order
of 1000A; this explains why the Early voltage is lower than expected. From the SIMS
plot, we also observe a slight boron outdiffusion into the emitter region, shifting the
p-n junction away from the heterojunction. The effect of this junction displacement
is the formation of a parasitic conduction band barrier near the heterointerface which
causes degradation in the device current gain.
Plotted in Figure 4-6 is the current gain P versus collector current density Jc of
the device shown earlier. From this plot we can see clearly that the current gain
peaks at a current density roughly equal to 1pA/pm2 and rolls off quite rapidly. The
reason for the early rolloff of current gain is explained by the boron outdiffusion from
the base into the emitter region.
Figure 4-7 shows a simulated energy band diagram of an npn SiGe-base HBT.
The solid line represents the case when the p-n junction and the heterojunction are
perfectly aligned. And the dotted line shows the case when the p-n junction displaced
toward the emitter (due to boron outdiffusion, for instance). As we can see, the effect
of this displacement is the forming of a parasitic barrier in the conduction band
because inside the p-doped region the valence band is "pinned" to the Fermi level.
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Figure 4-5: SIMS Profile from the device wafer
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Figure 4-6: Current gain plotted against the collector current density, showing the
early rolloff of current gain.
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Figure 4-7: Energy band diagram.
The explanation for the rolloff of current at high current density is as follows. Initially,
at relatively low bias, this barrier is completely depleted, i.e. contained inside the
space-charge region; and, thus, the carriers do not experience the presence of the
barrier. As the junction bias increases, due to inverse Early effect, the depletion width
decreases and the barrier starts to appear; the barrier then decreases the collector
current level and degrades the current gain. Thus, the inverse Early effect leads to a
decrease of the current gain with increasing collector current. Although the current
gain rolloff, to some extent, is also present in homojunction transistors, the effect is
amplified by the exponential dependence of the collector on the barrier height at the
·% I I
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edge of space-charge region of the heterojunction devices. Simulation results will be
presented in the next section to support this model.
4.3 Displacement of P-N Junctions
Control of dopant redistribution is an important engineering tasks. Often unin-
tended, some degree of dopant outdiffusion into adjacent layers occurs during high-
temperature growth and processing in device fabrication. Excessive dopant redistribu-
tion will lead to detrimental effects on the device performance. Therefore, allowable
thermal budget must be carefully controlled in order to maintain the integrity of
dopant profiles and achieve desired performance.
Dopant outdiffusion in heterojunction devices is of particular importance because
the device characteristics, such as collector current density, current gain and Early
voltage, are extremely sensitive to the location of the p-n junction with respect to
the heterojunction. To obtain an accurate description of the device, the junction
displacement issue must be taken into account. Note that junction displacement
in heterostructure devices can also arise intentionally by incorporating an intrinsic
spacers, for example.
Traditional analysis of HBTs has always assumed a perfect alignment between the
p-n junction and the heterojunction. However, this is usually not the case. Because
this is a difficult problem to solve analytically, researchers usually rely on simulation
programs to provide some qualitative understandings. An excellent study of the p-
n junction displacements in AIGaAs/GaAs HBTs, using 2-D simulation, has been
reported recently [83]; we will follow the same systematic approach to examine the
Si/Sil_.Ge, structure.
Modeling results using the MEDICI simulation program are presented in this sec-
tion. We will concentrate on the effects of displacement occurring at the base-emitter
junction. Figure 4-8 shows the structure used for the simulations. For simplicity, a
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1-dimensional structure, box-like dopant profile and constant germanium fraction in
the base, are assumed. Simulation model parameters take into account the Shockley-
Read-Hall and Auger recombination, bandgap narrowing, and concentration depen-
dent carrier mobility and lifetime.
Figure 4-9 summarizes the simulation results on the effect of base-emitter junc-
tion displacement. We can see that the current gain degrades as the displacement
increases, also that the degradation is more significant at higher bias. The simulation
result has demonstrated, at least qualitatively, the essential feature of early current
gain rolloff discussed earlier. To confirm the fact, we can perform measurements of de-
vice characteristics at various temperatures, since the barrier effects are usually quite
sensitive to the operating temperatures. Note the barrier effect are more pronounced
at low temperatures.
We further investigated the effect of the displacement of base-emitter junction by
simulations. For comparison, displacements both into and out of the base region by
100A are considered. Figure 4-10 shows the simulated energy band diagrams. The
simulated Gummel plots and the corresponding P vs. Jc curves of the three cases
are shown in Figure 4-11. There are several interesting features to be noted. First,
the collector current degrades significantly in the case of junction shifting into the
emitter (EB+), as result of parasitic barrier effect. Secondly, base currents differ in
each case at high bias; this is probably due to the difference in the base width and
base resistance in the three cases. Finally, we observe a significant rise in base current
at low bias in the case when the junction shifts toward the base (EB-). This is due
to existence of a conduction band minimum which causes excess charge storage and
increasing recombination.
Finally, a matrix of different Ge contents and base-emitter displacements are sim-
ulated. The results are summarized in Figure 4-12. The figure shows the normalized
peak current gain versus amount of base-emitter junction displacements for several
germanium content. We can see that the degradation becomes quite severe when the
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Emitter
Emitter:
Doping: 5E17/cm3
Width: 1500A
Base:
Doping: 5E18/cm3
Width: 500A
Ge Fraction: 15%
Out-diffusion: +/-100A
Collector:
Doping: 5E17/cm3
Width: 4000A
(Model includes: S-R-H and Auger
recombination, bandgap narrowing, and
concentration dependent carrier mobility
and lifetime)
Figure 4-8: MEDICI simulation structure used to study the effect of B-E junction
displacement.
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Figure 4-11: Simulated Gummel plot and 3 vs. Jc curves for the cases of base-emitter
junction displacements.
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amount of displacement is greater than 50A. Also, as expected, the degradation is
more pronounced in the case of higher germanium in the base; this is because of a
greater barrier resulting with the displacements.
4.4 Summary
In this chapter, we have examined several options in the vertical profile design of
SiGe-base HBTs. Devices with various Ge contents, different base doping levels, and
graded and retro-graded Ge profiles, as well as relatively lightly doped emitters (below
1 x 1018 cm-3 ), are fabricated for the investigation. Collector current improvement
and current gain enhancement, and tradeoff between f and VA, are presented. We
have also observed an early rolloff of current gain in some fabricated devices. The
early rolloff of current gain is primarily due to formation of a parasitic barrier at the
base-emitter junction as result of boron outdiffusion from the base into the emitter
during post-deposition annealing. The outdiffusion of boron is found to be greatly
enhanced by the emitter contacting implants (using arsenic), similar to the emitter
push effect commonly observed in homojunction bipolar transistors.
Lower emitter doping is typically used in heterojunction bipolar transistors to
reduced the base-emitter junction capacitance CBE and to improve the junction re-
liability. To achieve high RF performance , HBT devices in general are made with
thin base thicknesses on the order of 50nm and require high base dopings in the range
of 1 x 1019 cm -3 . Therefore, outdiffusion of boron is likely to occur in these cases,
causing the p-n junction to move into the higher bandgap Si region. Since the current
gains of HBTs are particularly sensitive to the exact location of the p-n junction, the
dopant outdiffusion will have significant effects on circuit applications and must be
closely controled. Also, the base-emitter turn-on voltage depends on the bandgap of
the material at the p-n junction, see equation (4.2), we can expect the turn-on voltage
to increase if boron outdiffusion occurs.
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A model based on the inverse Early effect is proposed to explain the observation of
early rolloff of current gain. The effect is particularly interesting in devices with lightly
doped emitter structures because the B-E junction shifts more toward the emitter
side and the base width modulation effect is also more significant in the emitter
side. Modeling results indicated that the electrical characteristics of devices could
be significantly altered if the misalignments between the p-n and hetero- junctions
were greater than 50A. The early rolloff of current is also more pronounced in devices
with higher Ge contents because of taller barrier heights can result from the junction
displacement.
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Chapter 5
Reliability Study of SiGe-base
HBTs
Technology of SiGe-base HBTs has advanced rapidly in the past few years with nu-
merous reports on the device and circuit performance. However, information on the
reliability of the device is still very limited [84,85]. The assessment of device reliability
is an important task because it ultimately affects the overall yield and long-term op-
erating stability of the fabricated circuits. In this chapter, I will present some results
of preliminary reliability study of SiGe-base HBTs, focusing on issues related to the
degradation behavior of the device under both high-forward-current and reverse-bias
stresses.
SiGe-base HBTs are facing with the same reliability constraints as many modern
bipolar transistors. Namely, (1) typical bipolar devices are operating at an increas-
ingly high current density level, commonly exceeding 1 mA/1m 2 . Under such a high
current density condition, the base-emitter junction is forward biased very near high-
level injection condition and significant degradations of device characteristics can
occur with time [86-88]. (2) Emitter-base junctions are frequently subjected to re-
verse bias during switching operation, especially in BiCMOS circuitry. It has been
well established that, under reverse bias, the emitter-base junction degrades due to
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hot carrier damages created at or near the boundary of the depletion layer with side-
wall oxide. The resulted increase of interface state density causes the forward base
recombination current to rise and degrades the device current gain [89-93]. And, (3)
as devices are being scaled down to finer dimensions, a higher base doping is needed
to prevent early punchthrough, at the same time, an increase of emitter doping is re-
quired to maintain a good injection efficiency. As a result, large emitter-base junction
fields exist, increasing leakage current [89, 90].
The reliability concern of SiGe-base HBTs is further compounded by the presence
of germanium in the device structure. On one hand, because of relatively small critical
thickness of Sil_.Ge,/Si heterostructure, most reported devices contains Sil_.Ge,
layers that are above the equilibrium thickness, i.e. meta-stably strained. Due to
the meta-stable nature of the SilxGe; film, there is concern that dislocations may
be generated and propagating during normal operation, causing device failure. On
the other hand, as alluded in Section 1.5, inclusion of Ge in the base may potentially
improve the base-emitter junction reliability - the high injection efficiency of HBTs
allows the emitter dopant concentration to be reduced, lowering the emitter-base
junction field and, consequently, the leakage current [85]. Therefore, Sil_.Ge. can
provide an extra degree of freedom in meeting the conflicting design requirements of
performance and reliability. Whether inclusion of germanium degrades or improves
the reliability performance of SiGe-base HBT devices remains to be answered.
It is the purpose of this research to carry out a detailed study of HBT degradation
to provide some preliminary answers to the question. Important issues to be addressed
first are the degradation behavior of SiGe-base HBTs under both forward and reverse
stresses.
5.1 EXPERIMENTS
Base Emitter Base
Emitter: 1500A, 6E17/cm3
Base: 500A, 2E18/cm3, 15% Ge
Collector: 3400A, 6E16/cm3
Figure 5-1: Schematic cross-section and typical parameters of the devices used in this
work.
5.1 Experiments
SiGe-base HBT devices used in this work are of single-mesa type, fabricated with
the "MESA" process described in Section 3.1.1. The epitaxial Si/Sil_-Ge,/Si layers,
with about 15% of Ge, are deposited in a commercially available APCVD system
on heavily doped n+ substrates. Figure 5-1 shows a schematic cross-section and
typical parameters of the devices. Fabricated devices with four different emitter
dimensions 
- 4.5/mmx4.5j/m, 2 x 4.5/mmx4.5/um, 4.5[/mx9 m, and 3x4.5[/mx9/pm,
and two different base doping levels - 2x 101 5cm - 3 and 7x 1018cm - 3, are chosen for
the stressing experiments. Note that the emitter dopant concentration is lower than
that of the base. Devices are mounted on 28-pin sidebraze packages in order to fit
the test fixture of HP4145B.
Experimental stress conditions are listed as follow:
(1) For the forward stress case, constant voltage sources are used to bias the devices
I
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at current densities greater than lmA//pm2
(2) For the inverse operation case, constant power supply is used to reverse bias the
base-emitter junction at high voltage levels.
(3) For the reverse bias case, stress currents ranging from 10nA to ImA, supplied by
an HP4145B, are applied to the emitter-base junction with collector connection open.
The current stresses are interrupted periodically to measure the Gummel charac-
teristics and junction leakage currents. The current gain f, change of base current
AIB, and junction leakage are used as parameters to monitor device degradations.
All stresses and measurements are performed at room temperature.
5.2 High-forward-current Stress
In the forward stress case, the current density is greater than lmA/fIm 2 . density
level, base-emitter junction is typically biased at -2.5V. Gummel characteristics and
junction leakages are monitored between periods of current stresses.
Figure 5-2 shows typical device characteristics before and after current stressing
at >lmA/pm2 for over 380 hours. Fluctuation of -410% in / and IB are observed
during the time period; this is probably due to competing mechanisms of generating
and annealing of damages [87]. However, no significant degradation occurs in all
devices stressed. This shows that SiGe HBTs do not suffer from early catastrophic
degradation.
5.3 Reverse-voltage Stress
Figure 5-3 shows the device characteristics before and after a reverse stressing at
VBE=-5V for 180 hours; and, no degradation is observed. A homojunction device
stressed under similar condition will show significant degradation. Figure 5-4 shows
the emitter-base junction characteristics of the device. As we can see, the signature
5.3 REVERSE-VOLTAGE STRESS 97
-2
IU
10-4
S10-6
S10-8
10-
10
1 - 12
0.2 0.4 0.6 0.8
Vbe (V)
2Uu
150
0 100
50
0
1U lu lu lu
Ic (A)
Figure 5-2: Device characteristics before and after current stressing at >l1mA/pm 2
for 382 hours.
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Figure 5-3: Device characteristics before and after reverse stressing at VBE=-5V for
180 hours.
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Figure 5-4: Emitter-base junction characteristics of a typical SiGe-base HBT
of the band-to-band tunneling, i.e. leakage current at moderate reverse biases, com-
monly observed in the modern homojunction devices is absent. This is because a
lower emitter doping is used and the maximum electric field near the emitter-base
junction is greatly reduced. The result, therefore, demonstrates that inclusion of Ge
can potentially improve the reliability.
5.4 Reverse Current Stress
The effect of reverse biasing of emitter-base junction on the DC characteristics of
bipolar transistors has been reported extensively [90-92]. It has been well established
that the device current gain degrades due to hot carrier damages created at or near
the boundary of the emitter-base depletion layer with sidewall oxide. Under reverse
bias, the high electric field around the periphery generates hot carriers which result
in an increase of interface state density and cause the forward base recombination
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current to rise. Figure 5-5 is the Gummel plot of a typical device showing increases
of IB after repeated current stressing.
The conventional analysis of device degradation can be explained by the hot-
electron degradation model In the model, change of the forward base current, AIB, is
used as an effective monitor. The excess forward base current, AIB, can be accurately
modeled by an empirical formula in [91]. ...
AIB = DJIRm+ntn  (5.1)
The derivation of this result is straightforward. Hot-electron degradation model
states that,
= ClG(A)IRe-_/kTe = C1G(A)IRe-B/E (5.2)dt
where
A : degradation monitor (AIB in this case)
G(A) : dependence of degradation rate on existing damages
t : critical energy to create device damage
Te: electron temperature, (Te = 8.5 x 10-3E)
E : junction electric field.
If we further assume that G(A) oc A - h , i.e. assume a power law dependence of
degradation rate on existing damages, the differential equation can be solved exactly.
It can be straightforwardly shown that the close form solution to be:
A c [(IRt)e-B/E] 1/(h + 1) = [Qe-B/E] 1/(h + 1) (5.3)
= A(IR)Qn = DJ@Q
where we have let 1/(h + 1) = n, and defined IRt = Q, the total accumulative stress
charge.
AIB plotted as a function of stress time is shown in Figure 5-6 for several different
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Figure 5-5: Gummel plot and P vs. Ic curves of a device stressed with reverse current,
IR, of 5/pA.
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Figure 5-6: Degradation of IB as function of stress time
reverse-bias stressing currents. All data fall on straight lines
This value is in good agreement with previously published Si
n < 0.7. [91-93].
at different IR.
with slopes of -0.46.
BJT results of 0.3 <
If we replot the figure with AIB as function of total accumulative stress charge
Q, we see that all data points merge onto a single straight line with the same slope
of N0.46, shown in Figure 5-7. The data indicates no dependence of degradation on
stressing current IR; this is because that all devices are operating under avalanche
breakdown conditions, where junction electric fields are approximately the same [91].
Also observed is that there exists a threshold for creating device damages. Qcrit is
found to be N2x10-6C.
Figure 5-8 shows the power-law dependence of AIB on Ic. The degradation has a
weak dependent on IR. The exponent 7r is found to be r0.63 to 0.7. The significance
of q is that it is approximately equal to the inverse of the base current ideality factor
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Figure 5-7: Degradation of IB as function of stress charge at different IR.
after device stressing.
Figure 5-9 examines the impact of device perimeter and area on AIB. In agreement
with an earlier report on homojunction devices, we also observe the degradation to be
proportional to the perimeter/area ratio of the device [91]. Modern advanced BJTs
are designed with high P/A ratio in order to improve current drive capability and to
reduce emitter crowding effect.
Finally, dependence of degradation on base dopant concentration is investigated.
It is interesting to note from Figure 5-10 that for the higher doping case, the degrada-
tion is greater but with a smaller slope. The observation of different slopes in the two
cases may suggest different degradation mechanisms. The reason for the observation
of different slopes is under further investigation.
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Figure 5-8: Degradation of IB as function of collector current at different reverse
stress currents.
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5.5 Summary
We have conducted current and voltage stress experiments to examine the reliability
of SiGe-base HBTs. Degradation of SiGe-base HBTs under high-forward-current and
reverse-bias stresses are investigated. The study shows no significant degradation
when devices were biased with high-forward currents. This indicates that SiGe HBTs
do not suffer from early catastrophic degradation. In the reverse voltage stress, at
VBE = -5 V, no significant degradations were observed. Inclusion of Ge into the
base may potentially improve the junction reliability of bipolar transistors. In the
reverse current stress case, near avalanche condition, the observed degradation fits
nicely with the empirical formula for Si homojunction devices. The observations are
explained using existing homojunction theories. Dependences of degradation on the
device perimeter/area and base dopant concentration were also reported.
Chapter 6
Conclusion and Suggestion for
Future Research
The research leading to this thesis has focused on vertical profile engineering and stress
reliability aspects of SiGe-base HBT development. Topics on the design, fabrication,
characterization and modeling of SiGe-base HBTs were examined. Detailed analysis
and experiments were carried out to achieve performance specifications suitable for
high-speed analog applications. Major accomplishments and contributions include:
* Successful demonstration of epitaxial Si/Sil_-Ge./Si deposition on both pat-
terned and unpatterned substrates using the Very-Low-Pressure Chemical Va-
por Deposition (VLPCVD) reactor. Ex-situ and in-situ wafer cleaning proce-
dures, deposition techniques as well as thermal stability of as-deposited films
were investigated.
* Development of three process sequences, i.e. the "MESA", the "LOCOS" and
the "POLY", for SiGe-base HBT device fabrication. The processes were consis-
tent with the available tool set in the MTL-ICL and compatible with the MTL
baseline 1.25p/m twin-well CMOS technology. Upon completion of the fabri-
cation, device and process parameters were extracted from both electrical and
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material characterization, for further process modification as well as theoretical
analysis.
* Functional devices with high current gain, excellent current ideality factors and
good breakdown characteristics were obtained. Current gain exceeds 1000 has
been measured in devices with 20% Ge in the base. High-frequency and 1/f noise
measurements were performed. Matching of device current gains and turn-on
voltages in the form of statistical measurement were investigated.
* Devices with several Ge contents, different base doping levels, forward- and
retro-graded Ge profiles, and lightly-doped emitter structures were fabricated.
Important observations included: collector current enhancement, tradeoff be-
tween 3 and VA, and rapid rolloff of current gain.
* Observation of rapid rolloff of current gain in devices with lightly doped emit-
ters. The effect was due to the formation of a parasitic barrier at the base-
emitter junction resulting from dopant outdiffusion. A model based on the
inverse Early effect was proposed to explain the observations and simulation
using MEDICI were carried out to confirm the model. Modeling results indi-
cated that the electrical characteristics of devices could be significantly altered
if the misalignments between the p-n and hetero- junctions were greater than
50A.
* Initiated the reliability study to examine degradation behavior of the SiGe-base
HBT device under high-forward current and reverse bias stresses. Summary
of the experimental results included: (1) Devices under high forward current
stress with collector open showed no significant degradation for over 350 hours
at current density >1 mA/pm2. We concluded that the SiGe devices do not
suffer from early catastrophic failure. (2) Devices stressed under high reverse
field, with VBE=-5 V, showed no degradation after 200 hours. (3) Devices
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under reverse current stresses (biased near avalanche breakdown) showed sig-
nificant degradation. Existing homojunction theory, the hot-electron degrada-
tion model, was used to explain the observation. For reverse current stress,
the degradation was found to be proportional to the perimeter/area ratio of
the device. Dependence of the degradation on base dopant concentration was
observed.
In several areas, we have complemented what is already known in the literature and
achieved better understanding of the basic device physics and device operation.
Finally, it is my hope to present some prospects of the SiGe technology for future
generation of electronic devices at the end this thesis.
6.1 Technology Integration Issues
Since the first report of SiGe-base HBT device appeared in 1987, there has been a
steadily increasing number of publication each year. Devices reported have achieved
very impressive performance, setting records in the Si-based technology and challeng-
ing the position of III-V compound technology in the ultra-high speed applications.
While SiGe technology has clearly demonstrated sufficient performance leverage to be
commercially useful in many applications, there are still research and manufacturing
issues to be addressed. In order to make this technology viable and to achieve desired
level of integration, issues, such as thermal stability and device reliability, need to be
closely examined. In addition, accurate device/process modeling.
Thermal Stability
The main problems facing this technology are the constraints that the metastable
nature of the film places on Ge content, layer thickness, subsequent thermal cycling,
and effective process integration. Strain relaxation in an HBT will lower th bandgap
difference between the Si and Sil_xGex causing a degradation in injection efficiency
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and a reduction in current gain. Also, misfit dislocations that accompany strained
relaxation can act as generation-recombination centers to increase leakage current.
One of the biggest concerns in the manufacturing issues of SiGe devices is the sta-
bility of the strained layers. Sil-;Gex films used in most device layers are meta-stable
in nature, in order to realize to the utmost potential. However, it is inevitable that
the SilxGe. films be subjected to thermal treatment after deposition. Maintaining
the integrity of the films poses the biggest challenge. Therefore, prior knowledge of
the maximum allowable thermal treatment is essential in defining the device pro-
cess. There exists numerous works in the area of thermal stability of Sil_-Ge. films;
however, most reports are confined to the study of blanket (unpatterned) films and
informations on patterned layers remain limited. It is believed that the patterned
films with small island-like structures, will have somewhat higher tolerance of the
heat treatment because of different boundary conditions. However, this remains to
be seen and definitely requires concentrated effort.
The sensitivity of the pseudomorphic SiGe layers to high temperatures generally
requires new fabrication technology, differing from the process presently employed.
Several new fabrication schemes have been reported, but all of them so far either re-
strict the possible range of HBT layer composition (and therefore device performance),
or the process prohibits device integration. Further development of fabrication tech-
nologies is required in order to fully exploit the advantages of SiGe HBTs.
Device Reliability
The assessment of device reliability is an important manufacturing issue because it
ultimately affects the overall yield and long-term operating stability of the fabricated
circuits. These valuable informations will enable engineers to find solutions to the
imposed limitations, and to improve device and process designs.
So far, several reports on the device reliability have been reported. The promising
result is that SiGe device seems to behave like a homojunction device regarding to the
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reliability. No anomalies have been observed and existing homojunction theory can
adequately explain the observations. However, research efforts needed to be carried
one step further by investigating the effect of high temperature stress, in hope to
identify possible device degradation and failure mechanism that are generic to the
strained Si/SiGe systems.
Process/Device Modeling
Process and device simulation tools are widely used in the technology development
nowadays. The objective of using these simulators has been to minimize the costly
empirical approach. For example, the number of traditional wafer split-runs can be
dramatically reduced by using process simulation to obtain target parameters. Simu-
lation can significantly reduce the cost of developing a new IC technology or modifying
an existing one. In addition, some important benefits can be gained by effectively
using process simulation tools: (1) the development cycle of a new technology can
be made much shorter; (2) simulation allows the analysis of effects that cannot be
measured directly; and, (3) process sensitivity and tradeoffs in device design can be
analyzed.
There exists several device and process simulation programs; however, most of
them are suffering from lack of accurate model parameters. Many of the physical
processes involved in SiGe process are still not completely understood. Detail in-
formations on the band alignment, heavy doping effect, mobility, other transport
properties, and strain effect are not readily available. Effects such as tunneling, alloy
grading, and parasitic barrier are not completely taken into account. Design win-
dows for effects such as: a) heterojunction barrier phenomena, b) the bias dependent
current gain induced by Ge grading at the emitter-base junction, and c) the much
stronger temperature dependence of device parameters compared to Si BJT's, must
be quantified.
Some important device and circuit design issues centering on the SiGe/Si het-
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erojunction exist. Accurate device and circuit models need to be developed, and
the impact of these effects on the overall performance and reliability of large circuit
functions must be assessed. SiGe transistors can be modeled using the same large-
signal Gummel-Poon and small-signal hybrid-ir models for homojunction Si devices.
Eventually it will be quite beneficial to see an accurate parameter extraction program
being developed. It will cut down the cost of implementation. Also, it can provide
circuit designer better tool to work with.
6.2 Applications
The development of SiGe-base HBTs has matured technologically over the years with
devices demonstrating very impressive figures of merit, setting records in the Si-based
technology and challenging the position of III-V compound technology in the ultra-
high speed applications. However, their full potential in the circuit implementation
has yet to be fully realized. Two of the most promising applications for SiGe-base
HBTs, in the area of wireless and low-temperature applications, are presented in this
section.
Wireless applications
New systems in wireless digital communications require high performance, low cost
RF components operating from few hundred MHz to several GHz. Because of its
inherent merits, such as high fT and fmax, low noise figure and high Early voltage,
SiGe-base HBT is well-suited for various applications, such as low noise amplifiers,
wideband amplifiers and oscillators.
SiGe-base HBT technology has moved from merely a laboratory curiosity into
mainstream development in the past few years. A flourish of results, demonstrating its
utmost potential, will be presented in the BCTM conference later this year: including
a 23 GHz static frequency divider, 5 GHz comparator, 12 GHz bandwidth Gilbert
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mixers, and a 18 GHz wideband amplifier.
In foreseeable future, the development of SiGe technology may provide highly
integrated, low power consumption, low voltage, surface mount transceiver integrated
circuits manufacturable at very low cost in large volume.
Low Temperature Electronics
Low temperature operation is an attractive method to realize high circuit perfor-
mance. For CMOS transistors, low temperature operation provides higher carrier
mobility and lower threshold voltage, and therefore high-speed operation at low sup-
ply voltage. The interconnect delay also decreases due to the reduction of wiring
resistance at reduced temperature.
However, traditionally, bipolar transistors performs poorly at reduced temperature
due to several inherent limitations. The first problem is a severe degradation of
current gain. Advanced bipolar transistors have emitter dopant concentration of
exceeding 1 x 1020 cm-3; the effective bandgap of the emitter is reduced because of
heavy doping effect. As a result of the narrower bandgap in the emitter than in the
base, the current gain decreases exponentially with lowering of operating temperature.
The second problem is an increase of base resistance. Typical base doping level of
bipolar devices is limited to below 3 x 1018 cm -3 . With the lowering of operating
temperature, base resistance can increase sharply due to carrier freeze-out effect in the
base region [94]. The third problem is an increase in base-emitter turn-on voltage at
low temperature due to the exponential decrease in carrier concentration [26]. Higher
turn-on voltage of bipolar transistors at low temperature wastes the supply voltages
and reduces the output level. As a result, the switching speed of circuits degrades
significantly.
Heterojunction provides solutions to some of these existing dilemma. The degra-
dations mentioned above can be improved by using Sil-,Ge. alloy as the narrow
bandgap material in the base region of a heterojunction bipolar transistor. SiGe-base
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Crystalline Alloys of Group IV Semiconductors
BINARY Sil-xCx Gel-xCx SnlxCx
SilxGex SilxSnx GelxSnx
TERNARY Sil-x-yGexCy Sil-x-ySnxCy
Sil_-x-GexSny Snl-x-yGexCy
QUATERNARY Snl-x-y-zGexSiyCz
Table 6.1: Composition of group IV materials.
HBTs, which have the reversed bandgap difference between the base and emitter,
show higher current gain at low temperature and allow sufficiently high doping levels
in the base to prevent carrier freeze-out [26,27]. In addition, SiGe-base HBTs, having
lower turn-on voltages, can achieve high speed switching characteristics at low supply
voltage.
6.3 Future Materials and Devices
Semiconductor heterostructures greatly enhance the range of possible device con-
figurations and open the door to new physical phenomena such as tunneling, alloy
grading, two-dimensional carrier gases, ballistic transport and so on [5]. Most of the
heterojunction device concepts are first realized in III-V compound material systems,
such as AlGaAs/GaAs, InGaAs/InP, and, more recently, in IV-IV Sil_-Ge./Si sys-
tem. In principle the same theoretical and experimental frameworks can be extended
to other semiconductors.
Since silicon is the dominant semiconductor material for the electronics industry,
there have been continuing interests and developments in other Si-compatible material
systems. In particular, alloys of Si with the rest of group IV elements (C,Ge,Sn) are
the most likely candidates because cross-doping can be avoided [5]. Table 6.1 lists all
conceivable binary, ternary, and quaternary group IV alloys,
SiC is widely researched as a material for widegap emitter of SiC/Si HBTs. The
6.3 FUTURE MATERIALS AND DEVICES
unique properties of SiC make it suitable for high-temperature, high-power microwave
transistors [95]. SiGeC is another attracting material because it offers widely variable
bandgap as well as exact lattice-matching with Si.
Other notable development of SiGe-based devices include the SiGe-channel MOD-
FET and photodetectors . SiGe-channel MODFET is gaining increasing attention in
recent years because of the high mobility that can be achieved [4, 96, 97]. In the
MODFET, the epitaxial layer structure is designed so that free electrons in the chan-
nel are physically separated from the ionized donors, enhancing electron mobility by
reducing ionized impurity scattering. Take advantage of modulation doping in SiGe
or Si to achieve "collision-free" high mobility in the two-dimensional electron or hole
gases within the n- or p-channel, respectively.
It has long been known that the fundamental (indirect) bandgap of bulk Sil_-Ge,
alloys spans the 1.3 - 1.55 pim range where silica communications fibers have the lowest
losses. This also makes Sil_-Ge, extremely attractive for applications involving long
wavelength integrated optoelectronics on Si.
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Appendix A
Carrier Transport in Neutral Base
Region
In this appendix, an overview of the transport equations describing electron (and
hole) motion and density in materials with nonuniform band structure is presented.
The treatment can be extended to include structures with graded composition and
heterojunctions, materials under nonuniform temperature or strain, and devices with
highly doped regions [98-102]. In particular, we will concentrate on the derivation of
semiconductor device equations, similar to the Schokley formulation, for heterojunc-
tion bipolar transistors.
Following closely the approach employed by Marshak and van Vlet [103-105],
we first derive, in a summarizing fashion, the generalized drift-diffusion equations for
heterostructure materials as a special case. We then use the generalized drift-diffusion
equations to arrive at the current and transit time equations for the heterojunction
bipolar transistors.
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A.1 Energy Band Structure
The theory of band structure, i.e. the energy-momentum relation, forms the basis
for the modern theory of carrier transport in a crystalline solid. It is obtained by
solving the Schrodinger equation of an approximate one-electron problem with the
consideration of the periodicity of crystal structure . The topic has been well discussed
in many elementary quantum mechanics and solid-state physics books and will not
be presented here [43,44,106].
Consider a material under influence of external force, in general the energy eigen-
values, i.e. solutions of the Schrodinger equation, can be written as:
Es = £Eo + Ago (A.1)
where Eo, is the unperturbed band structure, AEp is the deviation due to external
force, and 6 is the band index. The total energy (for band 0) of a carrier in the
material is then equal to:
Ep = Sp + V (A.2)
where 0 is the potential that gives rise to the external force. In general, = (r),
therefore, the total energy will be a function of position and the material will have a
position dependent band structure. Use the semiclassical approach, total energy in
the 6-dimensional phase space is:
Ep (k, r) = p (k, r) + 4(r) (A.3)
The usual r'-space band diagram is then defined as:
Ep,contor (r) = Ep (km, r) + V (r) (A.4)
where km corresponds to band extrema. Or equivalently, the conduction band energy
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can be written as:
Ec(r) = (kmin, r) + ?(r) = Ec(r) + b(r)
and, the valence band energy as:
E,(r) = E(kmax, r) + 4(r) = E,(r) + ?(r)
where Ec(r) and S,(r) are the unperturbed band edges.
* Rewrite
E(k, r) = Ec(r) + [S(k, r) - Ei(r)]
= E,(r) + [S,(r) - C(k, r)]
* We can define the concept of "local kinetic energy":
We(k,r)
Wh(k, r)
= (k, r) - (r)
= ,(r) - (k, r)
A.2 Modified Boltzmann Transport Equation
Correspondence Principle:
* The equivalent (quantum mechanical) Hamiltonian, Hp,
Hp = Ep(-iV, r) + 0(r)
and, * The classical Hamiltonian, Hp,
HP = Ep (k, r) + 0 (r) = Ep (k, r)
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Hamilton's Equations:
dF _Ho
dt Vk= p
dt
1 (A.11)
aH,
-O- -VEp
. r
* Boltzmann equation in its general form:
- (l TI (A.12)
where f(r, k, t) is the carrier distribution function and C[f] is the collision integral.
Or, more specifically,
df a f
dt at + 
af
ar
C[f] = _(_ o)
* For electron (conduction band):
+f V 1a+ vk -Vf - 1(VEc + VWe) -Vkf
at h
-(f - fo)
Te
Note: the extra term is resulting from position dependence of kinetic energy.
A.3 Solution to the Stationary Transport Equa-
tion
Perturbation approximation:
* Writing f = fo + fl,
f = - 'e [Vk o f - (VEc+ VWe) Vkfo
dr
dt
+ af dk
dt
(A.13)
(A.14)
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A.4 GENERALIZED DRIFT AND DIFFUSION
* The electron current is defined as usual,
J vkf d3 k
d kvkTe [Vk
(A.16)
oVf - (VE +VWe) Vkf ]
* The local equilibrium distribution function is given by:
(A.17)1 + exp[(E(r, k) - Ef,(r))/kBT]
* After some algebra,
J = -4 dr3a jkTe afVkV k " VEif = ny• - VEfn (A.18)
Note: this result is identical to that of a material with fixed band structure; and the
effects involving VW is hidden.
A.4 Generalized Drift and Diffusion
* We have derived
Jn = n•, -VEf, (A.19)
* Consider the normalization integral:
n(r)= 1 (A.20)Er d3kf (E, Efn)
= 1 fd3k
47r3
- b(~
(E____n
(VEc +VWe) + fnVEf]
VEn, - VEc) +1 3
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From this,
Vn (A.21)
J 47r =
Of°d'k 1f0VWeME
A. CARRIER TRANSPORT IN NEUTRAL BASE REGION
* We get
VEf, = VEc +
* Define Vn* by
( OEf
On ) V±n + OEn•8n
1Vn* =
43 f dk3f-•VWe47r aE
d3k fVWe
-E
* Use the generalized Einstein relation:
qDn = ,n (a log n E
* We arrived at the generalized drift-diffusion equation:
Jn = n/n, VEc + qDn, Vn - qDn, Vn*
(A.22)
(A.23)
(A.24)
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Appendix B
"POLY" Process
B.1 Process Description
Step Process Description
1 Run Make-Up
Starting wafer: Si (100), n+ substrate,
w/ 500nm of n- epi (or thicker)
Scribe ID's on wafers
[ opset: begin.set ]
2 Stress Relief Oxide (43nm)
RCA clean
950'C, dry 02, 100min
950'C, N2 , 30min
[ opset: dsro430.set; recipe: 210]
3 LPCVD Silicon Nitride (150nm)
8000 C, SiH2C12 and NH 3
[ opset: dnitl.5k.set; recipe: 410 ]
4 Active Area Pattern
HMDS
Positive Photoresist (1.0tim)
Mask ID: ACT (SIGE2P)
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[ opset: phactive.set ]
5 Nitride Plasma Etch (Lam Etcher)
SF 6 + He Plasma
[ opset: plnitl.5k.set; recipe: 15 ]
6 Resist Ash
02 Plasma
[ opset: ash.set]
7 Field Oxide (510nm)
RCA clean
950'C, dry 02, 30min
950'C, wet 02, 200min
950'C, dry 02, 30min
950 0 C, N2, 30min
[ opset: dfield5.1k.set; recipe: 240]
8 Nitride Wet Etch
7:1 BOE dip
[ opset: wox.set ]
Transetch-N, 1800C
[ opset: wnitl.5k.set ]
9 SRO Removal
7:1 BOE dip
[ opset: wsro430.set ]
10 Dummy Pad Oxidation (100nm)
RCA clean
9500C, dry 02, 180min
[ opset: doxlk.set; recipe: 100]
11 LPCVD Base Polysilicon (100nm)
6250C, SiH 4
[ opset: dpolylk.set; recipe: 422 ]
12 Base Polysilicon Implantation (w/o resist)
Boron, Energy 30KeV, Dose 2 x 1014cm - 2
(note: may leave this step out until later)
[ opset: ip+poly.set ]
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13 Base Polysilicon Pattern
HMDS
Positive Photoresist (1.0Lom)
Mask ID: PIR (SIGE2P)
[ opset: phepi.set ]
14 Base Polysilicon Plasma Etch
CCl4 + He plasma
[ opset: plbase.set; recipe: 10]
15 Resist Ash
02 plasma
[ opset: ash.set ]
16 Pad Oxide Removal
7:1 BOE dip
[ opset: wox.set ]
17 Epitaxial Growth
VLPCVD/APCVD Si/SiGe/Si deposition
[ opset: dsige.set ]
18 Low Temperature Oxide (LTO) Deposition (50nm)
RCA clean
4000 C, SiH 4 and 02
[ opset: dlto500.set; recipe: 439 ]
19 Collector Region Pattern
HMDS
Positive Photoresist (1.0Lm)
Mask ID: BAS (SIGE2P)
[ opset: phbas.set ]
20 Oxide/Poly/Oxide Etch
7:1 BOE dip
[ opset: wox.set ]
SF 6 + CC14 + He plasma
[ opset: plpoly3k.set; recipe: 100 ]
7:1 BOE dip
[ opset: wox.set ]
N+ Plug Implantation (w/ resist)
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Phosphorus, Energy 150KeV, Dose 2x 1015cm - 2
(note: may be skipped if n+ substrates are used)
[ opset: in+plug.set ]
22 Resist Ash
02 plasma
[ opset: ash.set ]
23 LTO and Collector Pad Oxide Removal
7:1 BOE dip
(note: may be done in step 20)
[ opset: wox.set ]
24 Low Temperature Oxide Deposition (50nm)
RCA clean
400'C, SiH 4 and 02
[ opset: dlto500-2.set; recipe: 439 ]
24a LTO Densification Step
furnace, 8000 C, boat-in/boat-out
[ opset: danneal.set ]
25 Emitter Area Pattern
HMDS
Positive Photoresist (1.0pm)
Mask ID: NIR (SIGE2P)
[ opset: phemitter.set ]
26 Emitter Oxide Opening
50:1 HF dip
[ opset: wlto500.set ]
27 Resist Strip
piranha clean
[ opset: wpiranha.set ]
28 LPCVD Emitter Polysilicon (270nm)
RCA clean, HF dip
6250C, SiH 4
[ opset: dpoly2.7k.set; recipe: 443]
Emitter Polysilicon Implantation (w/o resist)
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Phosphorus, Energy 60KeV, Dose 3x 1015cm - 2
[ opset: in+o.set ]
29a Emitter Implant Activation
RTA (to ensure uniform poly etch)
[ opset: drta.set ]
30 Emitter Polysilicon Pattern
HMDS
Positive Photoresist (1.0pm)
Mask ID: CP (SIGE2P)
[ opset: phn+poly.set ]
31 Emitter Polysilicon Plasma Etch
CCl4 + He plasma
[ opset: plpoly3k.set; recipe: 100 ]
32 Extrinsic Base Ion Implantation (w/ resist)
Boron, 30KeV, Dose 2x10 14 cm- 2
BF 2 , 60KeV, Dose 1x101cm- 2
[ opset: ip+exb.set ]
33 Resist Ash
02 plasma
[ opset: ash.set ]
34 Low Temperature Oxide Deposition (500nm)
RCA clean
400'C, SiH 4 and 02
[ opset: dlto5k.set; recipe: 430 ]
35 Implant Drive-in (furnace)
800 0 C, N2 + 02, 30 min
[ opset: danneal.set ]
36 Resist Coat (front)
HMDS
Positive Photoresist (1.0pm)
[ opset: phcoat.set ]
37 Backside Clean
Oxide Wet Etch, 7:1 BOE dip
127
B. "POLY" PROCESS
[ opset: wox.set ]
Poly Etch, SF 6 + 02 plasma
[ opset: plpoly5k.set; recipe: 10 ]
Oxide Wet Etch, 7:1 BOE dip
[ opset: wox.set ]
38 Resist Clean
02 plasma
[ opset: ash.set ]
Piranha strip; 3:1 H2SO4:H202
[ opset: wpiranha.set ]
39 Contact Pattern
HMDS
Positive Photoresist (1.0gm)
Mask ID: CC (SIGE2P)
[ opset: phcont.set ]
40 Contact Plasma Etch
CF 4 + CHF 3 + He plasma
[ opset: pllto.set; recipe: 24]
41 Contact Wet Clean
Ash in 02 plasma, 2 min
7:1 BOE dip
[ opset: wclean.set ]
42 Resist Ash/ Piranha Clean/ HF Dip
02 plasma
[ opset: ash.set ]
3:1 H2SO 4:H20 2, 10 min
[ opset: wpiranha.set ]
50:1 H20:HF, 1 min
43 Metal Deposition (1.0/im)
Ti/Al-Si(1%) Alloy (front side)
Al-Si(1%) Alloy (back side)
[ opset: mAllu.set ]
44 Metal Pattern
HMDS
Positive Photoresist (1.4Am)
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Mask ID: CM (SIGE2P)
[ opset: phmetal.set ]
45 Metal Plasma Etch
BC13 + CHC13 + Cl2 + N2 plasma
[ opset: plmetal.set; recipe: 32 ]
46 Resist Ash
02 plasma
[ opset: ash.set]
47 Sinter
Dump rinse
4000 C, Forming gas, 30min
[ opset: dsinter.set; recipe: 710]
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B.2 Process Cross-section
1
n- epi
n+ sub
2, 3 SRO/nitride
n- epi
n+ sub
4-6 Active area
n- epi
n+ sub
7 LOCOS
n+ sub
8-12 p+ poly
n+ sub
13-18 Si/SiGe/Si
n+ sub
19-23
n+ sub
n+ sub
Emitter area
n+ sub
S I
B.2 PROCESS CROSS-SECTION
29-2Q
n+ poly
n+ sub
n+ sub32,33
n+ sub
34-38 LTO
n+ sub
39-42
(-N,\ e ý
contact cuts
n+ sub
n+ sub
44-47
n+ sub
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B.3 Mask Layers
Mask# Mask ID Description
1 ACT clear active area definition
2 PIR dark field epi region
3 BAS clear field base-emitter region
4 NIR dark field emitter and collector opening
5 CP clear field N+ poly
6 CC dark field Contact cuts
7 CM clear field Metal patterning
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